

# MC56F827xx Reference Manual

Supports 56F82748VLH, 56F82746VLF, 56F82743VLC,  
56F82743VFM, 56F82738VLH, 56F82736VLF, 56F82733VLC,  
56F82733VFM, 56F82728VLH, 56F82726VLF, 56F82723VLC,  
56F82723VFM

Document Number: MC56F827XXRM  
Rev. 3, 10/2013



# Contents

Section number	Title	Page
<b>Chapter 1</b>		
<b>About This Document</b>		
1.1	Overview.....	43
1.1.1	Purpose.....	43
1.1.2	Audience.....	43
1.2	Conventions.....	43
1.2.1	Numbering systems.....	43
1.2.2	Typographic notation.....	44
1.2.3	Special terms.....	44
<b>Chapter 2</b>		
<b>Introduction</b>		
2.1	Introduction.....	45
2.1.1	Core Overview.....	45
2.1.2	Memory Overview.....	46
2.1.3	Peripheral Overview.....	46
2.2	Application Examples.....	46
2.3	Features.....	47
2.3.1	MC56F827xx Product Family.....	48
2.3.2	Block Diagram.....	49
2.3.3	56800EX 32-bit Digital Signal Controller (DSC) core.....	50
2.3.4	Operation Parameters.....	51
2.3.5	Packages.....	52
2.3.6	On-Chip Memory and Memory Protection.....	52
2.3.7	Peripherals.....	52
2.3.7.1	System Modules.....	52
2.3.7.2	General Purpose I/O (GPIO).....	54

Section number	Title	Page
2.3.7.3	Timers and PWM modules.....	54
2.3.7.4	Clock Modules.....	56
2.3.7.5	Analog Modules.....	57
2.3.7.6	Communication Interfaces.....	58
2.3.7.7	Power Management.....	59

### Chapter 3 Chip Configuration

3.1	Introduction.....	61
3.2	Core modules.....	61
3.2.1	Digital Signal Controller (DSC) Core Configuration.....	61
3.3	System modules.....	62
3.3.1	System Integration Module (SIM) Configuration.....	62
3.3.2	MCM Configuration.....	63
3.3.3	Inter-Peripheral Crossbar Switch (XBAR) and AND/OR/INVERT (AOI) Configuration.....	64
3.3.3.1	Number of inputs and outputs.....	64
3.3.3.2	XBARA and XBARB Inputs.....	64
3.3.3.3	XBAR Interconnections.....	65
3.3.3.4	XBARA Outputs.....	66
3.3.3.5	AOI module register write protection.....	67
3.3.4	Interrupt Controller (INTC) Configuration.....	68
3.3.4.1	Reset/Interrupt Vector Table.....	68
3.3.5	DMA Controller Configuration.....	77
3.3.5.1	DMA channel assignments.....	77
3.3.6	Power Management Controller (PMC) Configuration.....	78
3.4	Clock Modules.....	79
3.4.1	On-Chip Clock Synthesis (OCCS) Configuration.....	79
3.5	Memories and Memory Interfaces.....	80
3.5.1	Flash Memory Controller (FMC) Configuration.....	80



Section number	Title	Page
3.5.2	Flash Memory Configuration.....	81
3.5.2.1	FTFL_FOPT Register.....	82
3.6	Security and Integrity.....	82
3.6.1	Windowed Computer Operating Properly (WCOP) Module Configuration.....	82
3.6.1.1	WCOP low power clocks.....	82
3.6.2	External Watchdog Monitor (EWM) Configuration.....	83
3.6.2.1	EWM low power clocks.....	83
3.6.2.2	EWM_OUT pin state in Low Power Modes.....	84
3.6.2.3	EWM_IN signal.....	84
3.6.3	Cyclic Redundancy Check (CRC) Configuration.....	84
3.7	Analog.....	85
3.7.1	Cyclic Analog-to-Digital Converter (ADC) Configuration.....	85
3.7.1.1	Cyclic ADC Instantiation.....	86
3.7.1.2	Cyclic ADC SYNC Signal Connections.....	86
3.7.1.3	Cyclic ADC and PWM Connections.....	86
3.7.2	Comparator (CMP) Configuration.....	86
3.7.2.1	Comparator Channel Assignments.....	87
3.7.2.2	CMP voltage references.....	88
3.7.3	12-bit Digital-to-Analog Converter (DAC) Configuration.....	88
3.8	Timers and PWM.....	89
3.8.1	PWM Configuration.....	89
3.8.2	PIT Configuration.....	90
3.8.2.1	PIT instances.....	91
3.8.2.2	PIT low power clocks.....	91
3.8.2.3	PIT master/slave selection.....	91
3.8.3	TMR Configuration.....	91
3.8.3.1	TMR clock source multiplier option.....	92

Section number	Title	Page
3.9	Communication interfaces.....	92
3.9.1	CAN Configuration.....	92
3.9.1.1	MSCAN glitch filter.....	93
3.9.2	Serial Peripheral Interface (SPI) Configuration.....	94
3.9.3	Inter-Integrated Circuit (I2C) Configuration.....	95
3.9.3.1	I2C module address matching to wake the device from stop mode.....	95
3.9.4	SCI Configuration.....	96
3.10	Human-machine interfaces (HMI).....	96
3.10.1	GPIO Configuration.....	96
3.10.1.1	GPIO Port D[4:0] configuration.....	97
3.10.1.2	GPIO unbonded pads.....	98

## Chapter 4 Memory Map

4.1	Introduction.....	99
4.2	Program/Data Memory Maps.....	99
4.3	Core and System Peripheral Memory Map.....	100
4.4	Slave Peripheral Memory Map.....	101

## Chapter 5 Clock Distribution

5.1	Overview.....	103
5.2	Features.....	103
5.3	Clock definitions.....	104
5.4	Dual speed clock modes.....	104
5.4.1	Sequence involving Run mode switching.....	104
5.4.2	Enabling Nanoedge placement in PWM.....	105
5.5	System clock source configuration.....	106
5.6	Module clocks.....	107

## Chapter 6 Reset and Boot

6.1	Reset Configuration.....	109
-----	--------------------------	-----

Section number	Title	Page
6.2	System Boot.....	110
6.2.1	FOPT boot options.....	110
6.2.2	Boot Procedure for Operation.....	111
6.2.3	Boot sequence.....	111
6.2.4	Boot Procedure for Debug Operation.....	112

## Chapter 7 Power Management

7.1	Overview.....	115
7.2	Architecture.....	115
7.3	External Supplies and Regulation.....	116
7.4	User Power Management Methods.....	116
7.5	Power Modes.....	117
7.6	Power mode transitions.....	119

## Chapter 8 Signal Multiplexing

8.1	Introduction.....	123
8.2	Signal Multiplexing Integration.....	123
8.3	Signal Multiplexing and Pin Assignments.....	124
8.4	Pinout diagrams.....	126
8.5	Module Signal Description Tables.....	128
8.5.1	Analog.....	128
8.5.2	Communication Interfaces.....	130
8.5.3	PWM and Timers.....	131
8.5.4	Systems Modules.....	131
8.5.5	Clock Modules.....	132
8.5.6	Human-Machine Interfaces (HMI).....	132
8.5.7	Systems and Integrity Modules.....	133

## Chapter 9 Memory Resource Protection (MRP)

9.1	Overview.....	135
-----	---------------	-----

Section number	Title	Page
9.2	Features.....	136
9.3	Operation.....	136
9.4	Programming Model Overview.....	140
9.5	Memory Resource Protection Restrictions.....	140
9.6	Base Address Setup.....	140
9.7	Programming Example.....	142

## Chapter 10 Miscellaneous Control Module (MCM)

10.1	Introduction.....	143
10.1.1	Features.....	143
10.2	Memory Map/Register Descriptions.....	144
10.2.1	Crossbar switch (AXBS) slave configuration (MCM_PLASC).....	145
10.2.2	Crossbar switch (AXBS) master configuration (MCM_PLAMC).....	145
10.2.3	Core control register (MCM_CPCR).....	146
10.2.4	Core fault address register (MCM_CFADR).....	147
10.2.5	Core fault attributes register (MCM_CFATR).....	148
10.2.6	Core fault location register (MCM_CFLOC).....	149
10.2.7	Core fault interrupt enable register (MCM_CFIER).....	150
10.2.8	MCM interrupt status register (MCM_CFISR).....	150
10.2.9	Core fault data register (MCM_CFDTR).....	151
10.2.10	Resource Protection Control Register (MCM_RPCR).....	152
10.2.11	User Flash Base Address Register (MCM_UFLASHBAR).....	153
10.2.12	User Program RAM Base Address Register (MCM_UPRAMBAR).....	153
10.2.13	Resource Protection Other Stack Pointer (MCM_SRPOSP).....	154
10.2.14	Memory Protection Illegal PC (MCM_SRPIPC).....	154
10.2.15	Resource Protection Misaligned PC (MCM_SRPMP).....	156
10.3	Functional Description.....	157
10.3.1	Core Data Fault Recovery Registers.....	157

Section number	Title	Page
<b>Chapter 11</b>		
<b>System Integration Module (SIM)</b>		
11.1	Introduction.....	159
11.1.1	Overview.....	159
11.1.2	Features.....	159
11.1.3	Modes of Operation.....	160
11.2	Memory Map and Register Descriptions.....	161
11.2.1	Control Register (SIM_CTRL).....	163
11.2.2	Reset Status Register (SIM_RSTAT).....	165
11.2.3	Most Significant Half of JTAG ID (SIM_MSHID).....	166
11.2.4	Least Significant Half of JTAG ID (SIM_LSHID).....	167
11.2.5	Power Control Register (SIM_PWR).....	167
11.2.6	Clock Output Select Register (SIM_CLKOUT).....	169
11.2.7	Peripheral Clock Rate Register (SIM_PCR).....	171
11.2.8	Peripheral Clock Enable Register 0 (SIM_PCE0).....	172
11.2.9	Peripheral Clock Enable Register 1 (SIM_PCE1).....	174
11.2.10	Peripheral Clock Enable Register 2 (SIM_PCE2).....	175
11.2.11	Peripheral Clock Enable Register 3 (SIM_PCE3).....	177
11.2.12	STOP Disable Register 0 (SIM_SD0).....	178
11.2.13	Peripheral Clock STOP Disable Register 1 (SIM_SD1).....	180
11.2.14	Peripheral Clock STOP Disable Register 2 (SIM_SD2).....	182
11.2.15	Peripheral Clock STOP Disable Register 3 (SIM_SD3).....	184
11.2.16	I/O Short Address Location Register (SIM_IOSAHI).....	186
11.2.17	I/O Short Address Location Register (SIM_IOSALO).....	186
11.2.18	Protection Register (SIM_PROT).....	187
11.2.19	GPIOA LSBs Peripheral Select Register (SIM_GPSAL).....	189
11.2.20	GPIOB LSBs Peripheral Select Register (SIM_GPSBL).....	190
11.2.21	GPIOC LSBs Peripheral Select Register (SIM_GPSCL).....	191
11.2.22	GPIOC MSBs Peripheral Select Register (SIM_GPSCH).....	192

Section number	Title	Page
11.2.23	GPIOE LSBs Peripheral Select Register (SIM_GPSEL).....	193
11.2.24	GPIOF LSBs Peripheral Select Register (SIM_GPSFL).....	194
11.2.25	GPIOF MSBs Peripheral Select Register (SIM_GPSFH).....	196
11.2.26	Internal Peripheral Select Register (SIM_IPSn).....	196
11.2.27	Miscellaneous Register 0 (SIM_MISC0).....	198
11.2.28	Peripheral Software Reset Register 0 (SIM_PSWR0).....	199
11.2.29	Peripheral Software Reset Register 1 (SIM_PSWR1).....	200
11.2.30	Peripheral Software Reset Register 2 (SIM_PSWR2).....	201
11.2.31	Peripheral Software Reset Register 3 (SIM_PSWR3).....	203
11.2.32	Power Mode Register (SIM_PWRMODE).....	204
11.2.33	Non-Volatile Memory Option Register 2 (High) (SIM_NVMOPT2H).....	205
11.2.34	Non-Volatile Memory Option Register 2 (Low) (SIM_NVMOPT2L).....	205
11.2.35	Software Control Register (SIM_SCR0).....	206
11.2.36	Software Control Register 1 (SIM_SCR1).....	206
11.2.37	Software Control Register 2 (SIM_SCR2).....	207
11.2.38	Software Control Register 3 (SIM_SCR3).....	207
11.2.39	Software Control Register 4 (SIM_SCR4).....	207
11.2.40	Software Control Register (SIM_SCR5).....	208
11.2.41	Software Control Register 5 (SIM_SCR6).....	208
11.2.42	Software Control Register 6 (SIM_SCR7).....	208
11.3	Functional Description.....	209
11.3.1	Clock Generation Overview.....	209
11.3.2	Power-Down Modes Overview.....	209
11.3.3	STOP and WAIT Mode Disable Function.....	211
11.4	Resets.....	212
11.5	Clocks.....	212
11.6	Interrupts.....	212

Section number	Title	Page
<b>Chapter 12</b>		
<b>Interrupt Controller (INTC)</b>		
12.1	Introduction.....	213
12.1.1	References.....	213
12.1.2	Features.....	213
12.1.3	Modes of Operation.....	213
12.1.4	Block Diagram.....	214
12.2	Memory Map and Registers.....	215
12.2.1	Interrupt Priority Register 0 (INTC_IPR0).....	216
12.2.2	Interrupt Priority Register 1 (INTC_IPR1).....	217
12.2.3	Interrupt Priority Register 2 (INTC_IPR2).....	218
12.2.4	Interrupt Priority Register 3 (INTC_IPR3).....	220
12.2.5	Interrupt Priority Register 4 (INTC_IPR4).....	221
12.2.6	Interrupt Priority Register 5 (INTC_IPR5).....	222
12.2.7	Interrupt Priority Register 6 (INTC_IPR6).....	223
12.2.8	Interrupt Priority Register 8 (INTC_IPR8).....	225
12.2.9	Interrupt Priority Register 9 (INTC_IPR9).....	226
12.2.10	Interrupt Priority Register 10 (INTC_IPR10).....	227
12.2.11	Interrupt Priority Register 11 (INTC_IPR11).....	229
12.2.12	Interrupt Priority Register 12 (INTC_IPR12).....	230
12.2.13	Vector Base Address Register (INTC_VBA).....	231
12.2.14	Fast Interrupt 0 Match Register (INTC_FIM0).....	232
12.2.15	Fast Interrupt 0 Vector Address Low Register (INTC_FIVAL0).....	232
12.2.16	Fast Interrupt 0 Vector Address High Register (INTC_FIVAH0).....	233
12.2.17	Fast Interrupt 1 Match Register (INTC_FIM1).....	233
12.2.18	Fast Interrupt 1 Vector Address Low Register (INTC_FIVAL1).....	234
12.2.19	Fast Interrupt 1 Vector Address High Register (INTC_FIVAH1).....	234
12.2.20	IRQ Pending Register 0 (INTC_IRQP0).....	235
12.2.21	IRQ Pending Register 1 (INTC_IRQP1).....	235

Section number	Title	Page
12.2.22	IRQ Pending Register 2 (INTC_IRQP2).....	236
12.2.23	IRQ Pending Register 3 (INTC_IRQP3).....	236
12.2.24	IRQ Pending Register 4 (INTC_IRQP4).....	237
12.2.25	IRQ Pending Register 5 (INTC_IRQP5).....	237
12.2.26	IRQ Pending Register 6 (INTC_IRQP6).....	238
12.2.27	Control Register (INTC_CTRL).....	238
12.3	Functional Description.....	239
12.3.1	Normal Interrupt Handling.....	239
12.3.2	Interrupt Nesting.....	239
12.3.3	Fast Interrupt Handling.....	240
12.4	Interrupts.....	241

## Chapter 13 DMA Controller

13.1	Introduction.....	243
13.1.1	Overview.....	243
13.1.2	Features.....	245
13.2	DMA Transfer Overview.....	245
13.3	Memory Map/Register Definition.....	247
13.3.1	DMA Request Control Register (DMA_REQC).....	248
13.3.2	Source Address Register (DMA_SAR $n$ ).....	252
13.3.3	Destination Address Register (DMA_DAR $n$ ).....	252
13.3.4	DMA Status Register / Byte Count Register (DMA_DSR_BCR $n$ ).....	252
13.3.5	DMA Control Register (DMA_DCR $n$ ).....	255
13.4	Functional Description.....	258
13.4.1	Transfer requests (Cycle-Steal and Continuous modes).....	259
13.4.2	Channel initialization and startup.....	259
13.4.2.1	Channel prioritization.....	259
13.4.2.2	Programming the DMA Controller Module.....	260
13.4.3	Dual-Address Data Transfer Mode.....	261



Section number	Title	Page
13.4.4	Advanced Data Transfer Controls: Auto-Alignment.....	262
13.4.5	Termination.....	263

## Chapter 14 Power Management Controller (PMC)

14.1	Introduction.....	265
14.1.1	Overview.....	265
14.1.2	Features.....	265
14.1.3	Modes of Operation.....	266
14.1.4	Block Diagram.....	267
14.2	Memory Map and Register Descriptions.....	268
14.2.1	Control Register (PMC_CTRL).....	269
14.2.2	Status Register (PMC_STS).....	270
14.3	Functional Description.....	272
14.4	Resets.....	273
14.5	Clocks.....	273
14.6	Interrupts.....	274

## Chapter 15 Inter-Peripheral Crossbar Switch A (XBARA)

15.1	Introduction.....	275
15.1.1	Overview.....	275
15.1.2	Features.....	275
15.1.3	Modes of Operation.....	276
15.1.4	Block Diagram.....	276
15.2	Signal Descriptions.....	277
15.2.1	XBAR_OUT[0:NUM_OUT-1] - MUX Outputs.....	277
15.2.2	XBAR_IN[0:NUM_IN-1] - MUX Inputs.....	277
15.2.3	DMA_REQ[n] - DMA Request Output(s).....	277
15.2.4	DMA_ACK[n] - DMA Acknowledge Input(s).....	277
15.2.5	INT_REQ[n] - Interrupt Request Output(s).....	278

Section number	Title	Page
15.3	Memory Map and Register Descriptions.....	278
15.3.1	Crossbar A Select Register 0 (XBARA_SEL0).....	279
15.3.2	Crossbar A Select Register 1 (XBARA_SEL1).....	280
15.3.3	Crossbar A Select Register 2 (XBARA_SEL2).....	280
15.3.4	Crossbar A Select Register 3 (XBARA_SEL3).....	281
15.3.5	Crossbar A Select Register 4 (XBARA_SEL4).....	281
15.3.6	Crossbar A Select Register 5 (XBARA_SEL5).....	282
15.3.7	Crossbar A Select Register 6 (XBARA_SEL6).....	282
15.3.8	Crossbar A Select Register 7 (XBARA_SEL7).....	283
15.3.9	Crossbar A Select Register 8 (XBARA_SEL8).....	283
15.3.10	Crossbar A Select Register 9 (XBARA_SEL9).....	284
15.3.11	Crossbar A Select Register 10 (XBARA_SEL10).....	284
15.3.12	Crossbar A Select Register 11 (XBARA_SEL11).....	285
15.3.13	Crossbar A Select Register 12 (XBARA_SEL12).....	285
15.3.14	Crossbar A Select Register 13 (XBARA_SEL13).....	286
15.3.15	Crossbar A Select Register 14 (XBARA_SEL14).....	286
15.3.16	Crossbar A Select Register 15 (XBARA_SEL15).....	287
15.3.17	Crossbar A Select Register 16 (XBARA_SEL16).....	287
15.3.18	Crossbar A Select Register 17 (XBARA_SEL17).....	288
15.3.19	Crossbar A Select Register 18 (XBARA_SEL18).....	288
15.3.20	Crossbar A Select Register 19 (XBARA_SEL19).....	289
15.3.21	Crossbar A Select Register 20 (XBARA_SEL20).....	289
15.3.22	Crossbar A Control Register 0 (XBARA_CTRL0).....	290
15.3.23	Crossbar A Control Register 1 (XBARA_CTRL1).....	292
15.4	Functional Description.....	294
15.4.1	General.....	294
15.4.2	Functional Mode.....	294
15.5	Resets.....	295
15.6	Clocks.....	295

Section number	Title	Page
15.7	Interrupts and DMA Requests.....	295

**Chapter 16**  
**Inter-Peripheral Crossbar Switch B (XBARB): AOI Input**

16.1	Introduction.....	297
16.2	Memory Map and Register Descriptions.....	297
16.2.1	Crossbar B Select Register 0 (XBARB_SEL0).....	298
16.2.2	Crossbar B Select Register 1 (XBARB_SEL1).....	298
16.2.3	Crossbar B Select Register 2 (XBARB_SEL2).....	299
16.2.4	Crossbar B Select Register 3 (XBARB_SEL3).....	299
16.2.5	Crossbar B Select Register 4 (XBARB_SEL4).....	300
16.2.6	Crossbar B Select Register 5 (XBARB_SEL5).....	300
16.2.7	Crossbar B Select Register 6 (XBARB_SEL6).....	301
16.2.8	Crossbar B Select Register 7 (XBARB_SEL7).....	301

**Chapter 17**  
**Crossbar AND/OR/INVERT (AOI) Module**

17.1	Introduction.....	303
17.1.1	Overview.....	303
17.1.2	Features.....	305
17.1.3	Modes of Operation.....	305
17.2	External Signal Description.....	305
17.3	Memory Map and Register Descriptions.....	305
17.3.1	Boolean Function Term 0 and 1 Configuration Register for EVENTn (AOI_BFCRT01n).....	307
17.3.2	Boolean Function Term 2 and 3 Configuration Register for EVENTn (AOI_BFCRT23n).....	308
17.4	Functional Description.....	310
17.4.1	Configuration Examples for the Boolean Function Evaluation.....	311
17.4.2	AOI Timing Between Inputs and Outputs.....	312

**Chapter 18**  
**On-Chip Clock Synthesis (OCCS)**

18.1	Introduction.....	315
18.1.1	Overview.....	315

Section number	Title	Page
18.1.2	Features.....	315
18.2	Modes of Operation.....	316
18.2.1	Internal Clock Sources.....	317
18.2.2	Loop Controlled Pierce Crystal Oscillator.....	317
18.2.3	External Clock Source - Crystal Oscillator Bypass Option.....	318
18.2.4	External Clock Source - CLKIN.....	318
18.3	Pin Description.....	319
18.3.1	External Clock Reference.....	319
18.3.2	Oscillator IO (XTAL, EXTAL).....	319
18.3.3	CLKO - Output Pins.....	319
18.4	Memory Map and Register Descriptions.....	320
18.4.1	PLL Control Register (OCCS_CTRL).....	320
18.4.2	PLL Divide-By Register (OCCS_DIVBY).....	322
18.4.3	OCCS Status Register (OCCS_STAT).....	324
18.4.4	Oscillator Control Register 1 (OCCS_OSCTL1).....	326
18.4.5	Oscillator Control Register 2 (OCCS_OSCTL2).....	327
18.4.6	External Clock Check Reference (OCCS_CLKCHKR).....	329
18.4.7	External Clock Check Target (OCCS_CLKCHKT).....	330
18.4.8	Protection Register (OCCS_PROT).....	330
18.5	Functional Description.....	331
18.6	Relaxation Oscillators.....	335
18.6.1	Trimming Frequency on the Internal 8 MHz Relaxation Oscillator.....	335
18.6.2	Trimming Frequency on the Internal 200 kHz Relaxation Oscillator.....	335
18.7	External Reference.....	336
18.8	Crystal Oscillator.....	336
18.8.1	Switching Clock Sources.....	336
18.9	Phase Locked Loop.....	338
18.9.1	PLL Recommended Range of Operation.....	338

Section number	Title	Page
18.9.2	PLL Lock Time Specification.....	338
18.9.2.1	Lock Time Definition.....	338
18.9.2.2	Parametric Influences on Reaction Time.....	338
18.10	PLL Frequency Lock Detector Block.....	339
18.11	Loss of Reference Clock Detector.....	339
18.12	Resets.....	340
18.13	Clocks.....	340
18.14	Interrupts.....	341

## Chapter 19 Flash Memory Controller (FMC)

19.1	Introduction.....	343
19.1.1	Overview.....	343
19.1.2	Features.....	343
19.2	Modes of operation.....	344
19.3	External signal description.....	344
19.4	Memory map and register descriptions.....	344
19.4.1	Flash Access Protection Register (FMC_PFAPR).....	347
19.4.2	Flash Control Register (FMC_PFB0CR).....	349
19.4.3	Cache Tag Storage (FMC_TAGVDW0Sn).....	352
19.4.4	Cache Tag Storage (FMC_TAGVDW1Sn).....	353
19.4.5	Cache Tag Storage (FMC_TAGVDW2Sn).....	354
19.4.6	Cache Tag Storage (FMC_TAGVDW3Sn).....	355
19.4.7	Cache Data Storage (FMC_DATAW0Sn).....	355
19.4.8	Cache Data Storage (FMC_DATAW1Sn).....	356
19.4.9	Cache Data Storage (FMC_DATAW2Sn).....	356
19.4.10	Cache Data Storage (FMC_DATAW3Sn).....	357
19.5	Functional description.....	357

Section number	Title	Page
<b>Chapter 20</b>		
<b>Flash Memory Module (FTFA)</b>		
20.1	Introduction.....	359
20.1.1	Features.....	360
20.1.1.1	Program Flash Memory Features.....	360
20.1.1.2	Other Flash Memory Module Features.....	360
20.1.2	Block Diagram.....	360
20.1.3	Glossary.....	361
20.2	External Signal Description.....	362
20.3	Memory Map and Registers.....	362
20.3.1	Flash Configuration Field Description.....	362
20.3.2	Program Flash IFR Map.....	363
20.3.2.1	Program Once Field.....	363
20.3.3	Register Descriptions.....	364
20.3.3.1	Flash Status Register (FTFA_FSTAT).....	365
20.3.3.2	Flash Configuration Register (FTFA_FCNFG).....	367
20.3.3.3	Flash Security Register (FTFA_FSEC).....	368
20.3.3.4	Flash Option Register (FTFA_FOPT).....	369
20.3.3.5	Flash Common Command Object Registers (FTFA_FCCOB $n$ ).....	370
20.3.3.6	Program Flash Protection Registers (FTFA_FPROT $n$ ).....	371
20.4	Functional Description.....	373
20.4.1	Flash Protection.....	373
20.4.2	Interrupts.....	374
20.4.3	Flash Operation in Low-Power Modes.....	374
20.4.3.1	Wait Mode.....	374
20.4.3.2	Stop Mode.....	374
20.4.4	Functional Modes of Operation.....	375
20.4.5	Flash Reads and Ignored Writes.....	375
20.4.6	Read While Write (RWW).....	375

Section number	Title	Page
20.4.7	Flash Program and Erase.....	375
20.4.8	Flash Command Operations.....	376
20.4.8.1	Command Write Sequence.....	376
20.4.8.2	Flash Commands.....	378
20.4.8.3	Flash Commands by Mode.....	379
20.4.9	Margin Read Commands.....	380
20.4.10	Flash Command Description.....	381
20.4.10.1	Read 1s Section Command.....	381
20.4.10.2	Program Check Command.....	382
20.4.10.3	Read Resource Command.....	383
20.4.10.4	Program Longword Command.....	384
20.4.10.5	Erase Flash Sector Command.....	386
20.4.10.6	Read 1s All Blocks Command.....	388
20.4.10.7	Read Once Command.....	389
20.4.10.8	Program Once Command.....	390
20.4.10.9	Erase All Blocks Command.....	391
20.4.10.10	Verify Backdoor Access Key Command.....	392
20.4.11	Security.....	394
20.4.11.1	Flash Memory Access by Mode and Security.....	394
20.4.11.2	Changing the Security State.....	395
20.4.12	Reset Sequence.....	396

## Chapter 21 Windowed Computer Operating Properly (WCOP) Watchdog

21.1	Introduction.....	397
21.1.1	Features.....	397
21.1.2	Block Diagram.....	398
21.2	Memory Map and Registers.....	399
21.2.1	COP Control Register (COP_CTRL).....	399
21.2.2	COP Timeout Register (COP_TOUT).....	401

Section number	Title	Page
21.2.3	COP Counter Register (COP_CNTR).....	402
21.2.4	COP Interrupt Value Register (COP_INTVAL).....	402
21.2.5	COP Window Timeout Register (COP_WINDOW).....	403
21.3	Functional Description.....	403
21.3.1	COP after Reset.....	403
21.3.2	Wait Mode Operation.....	404
21.3.3	Stop Mode Operation.....	404
21.3.4	Debug Mode Operation.....	404
21.3.5	Loss of Reference Operation.....	404
21.4	Resets.....	405
21.5	Clocks.....	405
21.6	Interrupts.....	405

## Chapter 22 External Watchdog Monitor (EWM)

22.1	Introduction.....	407
22.1.1	Features.....	407
22.1.2	Modes of Operation.....	408
22.1.2.1	Stop Mode.....	408
22.1.2.2	Wait Mode.....	408
22.1.2.3	Debug Mode.....	409
22.1.3	Block Diagram.....	409
22.2	EWM Signal Descriptions.....	410
22.3	Memory Map/Register Definition.....	410
22.3.1	Control Register (EWM_CTRL).....	410
22.3.2	Service Register (EWM_SERV).....	412
22.3.3	Compare Low Register (EWM_CMPL).....	412
22.3.4	Compare High Register (EWM_CMPH).....	413
22.3.5	Clock Control Register (EWM_CLKCTRL).....	413
22.3.6	Clock Prescaler Register (EWM_CLKPRESCALER).....	414



Section number	Title	Page
22.4	Functional Description.....	415
22.4.1	The EWM_out Signal.....	415
22.4.2	The EWM_in Signal.....	416
22.4.3	EWM Counter.....	416
22.4.4	EWM Compare Registers.....	417
22.4.5	EWM Refresh Mechanism.....	417
22.4.6	EWM Interrupt.....	417
22.4.7	Selecting the EWM counter clock.....	418
22.4.8	Counter clock prescaler.....	418

## Chapter 23 Cyclic Redundancy Check (CRC)

23.1	Introduction.....	419
23.1.1	Features .....	419
23.1.2	Modes of Operation.....	419
23.1.3	Block Diagram .....	420
23.2	External Signal Description .....	420
23.3	Memory Map and Registers.....	421
23.3.1	CRC High Register (CRC_CRCH).....	421
23.3.2	CRC Low Register (CRC_CRCL).....	421
23.3.3	CRC Transpose Register (CRC_TRANSPOSE).....	422
23.4	Functional Description .....	422
23.4.1	ITU-T (CCITT) Recommendations and Expected CRC Results.....	423
23.4.2	Transpose feature.....	424
23.5	Initialization Information .....	425

## Chapter 24 12-bit Cyclic Analog-to-Digital Converter

24.1	Introduction.....	427
24.1.1	Overview.....	427
24.1.2	Features.....	427

Section number	Title	Page
24.1.3	Block Diagram.....	428
24.2	Signal Descriptions.....	429
24.2.1	Overview.....	429
24.2.2	External Signal Descriptions.....	430
24.2.2.1	Analog Input Pins (ANA[0:7] and ANB[0:7]).....	430
24.2.2.2	Voltage Reference Pins (VREFH and VREFL).....	430
24.3	Memory Map and Registers.....	431
24.3.1	ADC Control Register 1 (ADC_CTRL1).....	435
24.3.2	ADC Control Register 2 (ADC_CTRL2).....	439
24.3.3	ADC Zero Crossing Control 1 Register (ADC_ZXCTRL1).....	441
24.3.4	ADC Zero Crossing Control 2 Register (ADC_ZXCTRL2).....	443
24.3.5	ADC Channel List Register 1 (ADC_CLIST1).....	444
24.3.6	ADC Channel List Register 2 (ADC_CLIST2).....	446
24.3.7	ADC Channel List Register 3 (ADC_CLIST3).....	448
24.3.8	ADC Channel List Register 4 (ADC_CLIST4).....	449
24.3.9	ADC Sample Disable Register (ADC_SDIS).....	451
24.3.10	ADC Status Register (ADC_STAT).....	452
24.3.11	ADC Ready Register (ADC_RDY).....	454
24.3.12	ADC Low Limit Status Register (ADC_LOLIMSTAT).....	454
24.3.13	ADC High Limit Status Register (ADC_HILIMSTAT).....	455
24.3.14	ADC Zero Crossing Status Register (ADC_ZXSTAT).....	455
24.3.15	ADC Result Registers with sign extension (ADC_RSLT <sub>n</sub> ).....	456
24.3.16	ADC Low Limit Registers (ADC_LOLIM <sub>n</sub> ).....	457
24.3.17	ADC High Limit Registers (ADC_HILIM <sub>n</sub> ).....	458
24.3.18	ADC Offset Registers (ADC_OFFST <sub>n</sub> ).....	458
24.3.19	ADC Power Control Register (ADC_PWR).....	459
24.3.20	ADC Calibration Register (ADC_CAL).....	462
24.3.21	Gain Control 1 Register (ADC_GC1).....	463
24.3.22	Gain Control 2 Register (ADC_GC2).....	464

Section number	Title	Page
24.3.23	ADC Scan Control Register (ADC_SCTRL).....	466
24.3.24	ADC Power Control Register 2 (ADC_PWR2).....	467
24.3.25	ADC Control Register 3 (ADC_CTRL3).....	467
24.3.26	ADC Scan Halted Interrupt Enable Register (ADC_SCHLTEN).....	469
24.3.27	ADC Zero Crossing Control 3 Register (ADC_ZXCTRL3).....	469
24.3.28	ADC Channel List Register 5 (ADC_CLIST5).....	470
24.3.29	ADC Sample Disable Register 2 (ADC_SDIS2).....	471
24.3.30	ADC Ready Register 2 (ADC_RDY2).....	472
24.3.31	ADC Low Limit Status Register 2 (ADC_LOLIMSTAT2).....	473
24.3.32	ADC High Limit Status Register 2 (ADC_HILIMSTAT2).....	473
24.3.33	ADC Zero Crossing Status Register 2 (ADC_ZXSTAT2).....	474
24.3.34	ADC Result Registers 2 with sign extension (ADC_RSLT2n).....	474
24.3.35	ADC Low Limit Registers 2 (ADC_LOLIM2n).....	475
24.3.36	ADC High Limit Registers 2 (ADC_HILIM2n).....	476
24.3.37	ADC Offset Registers 2 (ADC_OFFST2n).....	476
24.3.38	Gain Control 3 Register (ADC_GC3).....	477
24.3.39	ADC Scan Control Register 2 (ADC_SCTRL2).....	478
24.3.40	ADC Scan Halted Interrupt Enable Register 2 (ADC_SCHLTEN2).....	479
24.4	Functional Description.....	479
24.4.1	Input Multiplex Function.....	482
24.4.2	ADC Sample Conversion Operating Modes.....	484
24.4.2.1	Normal Mode Operation.....	485
24.4.3	ADC Data Processing.....	487
24.4.4	Sequential Versus Parallel Sampling.....	488
24.4.5	Scan Sequencing.....	490
24.4.6	Enabling Additional Sample Slots for On-Chip Signals.....	490
24.4.7	Power Management.....	491
24.4.7.1	Low Power Modes.....	491
24.4.7.2	Startup in Different Power Modes.....	492

Section number	Title	Page
24.4.7.3	Stop Mode of Operation.....	493
24.5	Reset.....	494
24.6	Clocks.....	494
24.7	Interrupts.....	495
24.8	Timing Specifications.....	496

## Chapter 25 Comparator (CMP)

25.1	Introduction.....	499
25.1.1	CMP features.....	499
25.1.2	6-bit DAC key features.....	500
25.1.3	ANMUX key features.....	500
25.1.4	CMP, DAC and ANMUX diagram.....	501
25.1.5	CMP block diagram.....	502
25.2	Memory map/register definitions.....	503
25.2.1	CMP Control Register 0 (CMP <sub>x</sub> _CR0).....	504
25.2.2	CMP Control Register 1 (CMP <sub>x</sub> _CR1).....	505
25.2.3	CMP Filter Period Register (CMP <sub>x</sub> _FPR).....	506
25.2.4	CMP Status and Control Register (CMP <sub>x</sub> _SCR).....	507
25.2.5	DAC Control Register (CMP <sub>x</sub> _DACCR).....	508
25.2.6	MUX Control Register (CMP <sub>x</sub> _MUXCR).....	509
25.3	Functional description.....	510
25.3.1	CMP functional modes.....	510
25.3.1.1	Disabled mode (# 1).....	512
25.3.1.2	Continuous mode (#s 2A & 2B).....	512
25.3.1.3	Sampled, Non-Filtered mode (#s 3A & 3B).....	513
25.3.1.4	Sampled, Filtered mode (#s 4A & 4B).....	514
25.3.1.5	Windowed mode (#s 5A & 5B).....	516
25.3.1.6	Windowed/Resampled mode (# 6).....	518
25.3.1.7	Windowed/Filtered mode (#7).....	519

Section number	Title	Page
25.3.2	Power modes.....	519
25.3.2.1	Wait mode operation.....	519
25.3.2.2	Stop mode operation.....	520
25.3.3	Startup and operation.....	520
25.3.4	Low-pass filter.....	520
25.3.4.1	Enabling filter modes.....	521
25.3.4.2	Latency issues.....	521
25.4	CMP interrupts.....	523
25.5	Digital-to-analog converter.....	524
25.6	DAC functional description.....	524
25.6.1	Voltage reference source select.....	524
25.7	DAC resets.....	525
25.8	DAC clocks.....	525
25.9	DAC interrupts.....	525

## Chapter 26 12-bit Digital-to-Analog Converter (DAC)

26.1	Introduction.....	527
26.1.1	Overview.....	527
26.1.2	Features.....	527
26.1.3	Block Diagram.....	528
26.2	Memory Map and Registers.....	528
26.2.1	Control Register 0 (DACx_CTRL0).....	529
26.2.2	Buffered Data Register (DACx_DATAREG_FMT0).....	532
26.2.3	Buffered Data Register (DACx_DATAREG_FMT1).....	532
26.2.4	Step Size Register (DACx_STEPVAL_FMT0).....	533
26.2.5	Step Size Register (DACx_STEPVAL_FMT1).....	533
26.2.6	Minimum Value Register (DACx_MINVAL_FMT0).....	533
26.2.7	Minimum Value Register (DACx_MINVAL_FMT1).....	534
26.2.8	Maximum Value Register (DACx_MAXVAL_FMT0).....	534

Section number	Title	Page
26.2.9	Maximum Value Register (DACx_MAXVAL_FMT1).....	535
26.2.10	Status Register (DACx_STATUS).....	536
26.2.11	Control Register 1 (DACx_CTRL1).....	536
26.3	Functional Description.....	537
26.3.1	Conversion modes.....	537
26.3.1.1	Asynchronous conversion mode.....	537
26.3.1.2	Synchronous conversion mode.....	537
26.3.2	Operation Modes.....	537
26.3.2.1	Normal Mode.....	538
26.3.2.2	DMA Support Mode.....	538
26.3.2.3	Automatic Mode.....	538
26.3.3	DAC settling time.....	541
26.3.4	Waveform Programming Example.....	541
26.3.5	Sources of Waveform Distortion.....	542
26.3.5.1	Switching Glitches.....	542
26.3.5.2	Slew Effects.....	542
26.3.5.3	Clipping Effects (Automatic Mode Only).....	542
26.4	Resets.....	543
26.5	Clocks.....	543
26.6	Interrupts.....	543

## Chapter 27

### Pulse Width Modulator A (PWMA)

27.1	Introduction.....	545
27.1.1	Features.....	545
27.1.2	Modes of Operation.....	546
27.1.3	Block Diagram.....	546
27.1.3.1	PWM Submodule.....	547
27.2	Signal Descriptions.....	548
27.2.1	PWM[n]_A and PWM[n]_B - External PWM Output Pair.....	548

Section number	Title	Page
27.2.2	PWM[n]_X - Auxiliary PWM Output signal.....	548
27.2.3	FAULT[n] - Fault Inputs.....	549
27.2.4	PWM[n]_EXT_SYNC - External Synchronization Signal.....	549
27.2.5	EXT_FORCE - External Output Force Signal.....	549
27.2.6	PWM[n]_EXTA and PWM[n]_EXTB - Alternate PWM Control Signals.....	549
27.2.7	PWM[n]_OUT_TRIG0 and PWM[n]_OUT_TRIG1 - Output Triggers.....	549
27.2.8	EXT_CLK - External Clock Signal.....	550
27.3	Memory Map and Registers.....	550
27.3.1	Counter Register (PWMA_SMnCNT).....	559
27.3.2	Initial Count Register (PWMA_SMnINIT).....	559
27.3.3	Control 2 Register (PWMA_SMnCTRL2).....	560
27.3.4	Control Register (PWMA_SMnCTRL).....	562
27.3.5	Value Register 0 (PWMA_SMnVAL0).....	564
27.3.6	Fractional Value Register 1 (PWMA_SMnFRACVAL1).....	565
27.3.7	Value Register 1 (PWMA_SMnVAL1).....	565
27.3.8	Fractional Value Register 2 (PWMA_SMnFRACVAL2).....	566
27.3.9	Value Register 2 (PWMA_SMnVAL2).....	567
27.3.10	Fractional Value Register 3 (PWMA_SMnFRACVAL3).....	567
27.3.11	Value Register 3 (PWMA_SMnVAL3).....	568
27.3.12	Fractional Value Register 4 (PWMA_SMnFRACVAL4).....	568
27.3.13	Value Register 4 (PWMA_SMnVAL4).....	569
27.3.14	Fractional Value Register 5 (PWMA_SMnFRACVAL5).....	569
27.3.15	Value Register 5 (PWMA_SMnVAL5).....	570
27.3.16	Fractional Control Register (PWMA_SMnFRCTRL).....	570
27.3.17	Output Control Register (PWMA_SMnOCTRL).....	572
27.3.18	Status Register (PWMA_SMnSTS).....	573
27.3.19	Interrupt Enable Register (PWMA_SMnINTEN).....	575
27.3.20	DMA Enable Register (PWMA_SMnDMAEN).....	577
27.3.21	Output Trigger Control Register (PWMA_SMnTCTRL).....	578

Section number	Title	Page
27.3.22	Fault Disable Mapping Register 0 (PWMA_SMnDISMAP0).....	579
27.3.23	Fault Disable Mapping Register 1 (PWMA_SMnDISMAP1).....	580
27.3.24	Deadtime Count Register 0 (PWMA_SMnDTCNT0).....	581
27.3.25	Deadtime Count Register 1 (PWMA_SMnDTCNT1).....	581
27.3.26	Capture Control A Register (PWMA_SMnCAPTCTRLA).....	582
27.3.27	Capture Compare A Register (PWMA_SMnCPTCOMPA).....	584
27.3.28	Capture Control B Register (PWMA_SMnCAPTCTRLB).....	584
27.3.29	Capture Compare B Register (PWMA_SMnCPTCOMPB).....	586
27.3.30	Capture Control X Register (PWMA_SMnCAPTCTRLX).....	586
27.3.31	Capture Compare X Register (PWMA_SMnCPTCOMPX).....	588
27.3.32	Capture Value 0 Register (PWMA_SMnCVAL0).....	589
27.3.33	Capture Value 0 Cycle Register (PWMA_SMnCVAL0CYC).....	589
27.3.34	Capture Value 1 Register (PWMA_SMnCVAL1).....	589
27.3.35	Capture Value 1 Cycle Register (PWMA_SMnCVAL1CYC).....	590
27.3.36	Capture Value 2 Register (PWMA_SMnCVAL2).....	590
27.3.37	Capture Value 2 Cycle Register (PWMA_SMnCVAL2CYC).....	591
27.3.38	Capture Value 3 Register (PWMA_SMnCVAL3).....	591
27.3.39	Capture Value 3 Cycle Register (PWMA_SMnCVAL3CYC).....	591
27.3.40	Capture Value 4 Register (PWMA_SMnCVAL4).....	592
27.3.41	Capture Value 4 Cycle Register (PWMA_SMnCVAL4CYC).....	592
27.3.42	Capture Value 5 Register (PWMA_SMnCVAL5).....	593
27.3.43	Capture Value 5 Cycle Register (PWMA_SMnCVAL5CYC).....	593
27.3.44	Fault Test Register (PWMA_FCTRL2n).....	605
27.3.45	Output Enable Register (PWMA_OUTEN).....	593
27.3.46	Mask Register (PWMA_MASK).....	594
27.3.47	Software Controlled Output Register (PWMA_SWCOUT).....	595
27.3.48	PWM Source Select Register (PWMA_DTsrcSEL).....	597
27.3.49	Master Control Register (PWMA_MCTRL).....	599
27.3.50	Master Control 2 Register (PWMA_MCTRL2).....	600



Section number	Title	Page
27.3.51	Fault Control Register (PWMA_FCTRL $n$ ).....	601
27.3.52	Fault Status Register (PWMA_FSTS $n$ ).....	602
27.3.53	Fault Filter Register (PWMA_FFILT $n$ ).....	603
27.3.54	Fault Test Register (PWMA_FTST $n$ ).....	604
27.4	Functional Description.....	605
27.4.1	PWM Capabilities.....	605
27.4.1.1	Center Aligned PWMs.....	605
27.4.1.2	Edge Aligned PWMs.....	607
27.4.1.3	Phase Shifted PWMs.....	608
27.4.1.4	Double Switching PWMs.....	609
27.4.1.5	ADC Triggering.....	611
27.4.1.6	Enhanced Capture Capabilities (E-Capture).....	612
27.4.1.7	Synchronous Switching of Multiple Outputs.....	614
27.4.2	Functional Details.....	616
27.4.2.1	PWM Clocking.....	617
27.4.2.2	Register Reload Logic.....	618
27.4.2.3	Counter Synchronization.....	618
27.4.2.4	PWM Generation.....	620
27.4.2.5	Output Compare Capabilities.....	621
27.4.2.6	Force Out Logic.....	622
27.4.2.7	Independent or Complementary Channel Operation.....	623
27.4.2.8	Deadtime Insertion Logic.....	624
27.4.2.9	Fractional Delay Logic.....	629
27.4.2.10	Output Logic.....	630
27.4.2.11	E-Capture.....	631
27.4.2.12	Fault Protection.....	632
27.4.3	PWM Generator Loading.....	637
27.4.3.1	Load Enable.....	637
27.4.3.2	Load Frequency.....	638

Section number	Title	Page
27.4.3.3	Reload Flag.....	639
27.4.3.4	Reload Errors.....	639
27.4.3.5	Initialization.....	640
27.5	Resets.....	640
27.6	Interrupts.....	641
27.7	DMA.....	642

## Chapter 28 Quad Timer (TMR)

28.1	Overview.....	645
28.2	Features.....	646
28.3	Modes of Operation.....	646
28.4	Block Diagram.....	646
28.5	Memory Map and Registers.....	647
28.5.1	Timer Channel Compare Register 1 (TMR_nCOMP1).....	649
28.5.2	Timer Channel Compare Register 2 (TMR_nCOMP2).....	650
28.5.3	Timer Channel Capture Register (TMR_nCAPT).....	650
28.5.4	Timer Channel Load Register (TMR_nLOAD).....	650
28.5.5	Timer Channel Hold Register (TMR_nHOLD).....	651
28.5.6	Timer Channel Counter Register (TMR_nCNTR).....	651
28.5.7	Timer Channel Control Register (TMR_nCTRL).....	651
28.5.8	Timer Channel Status and Control Register (TMR_nSCTRL).....	654
28.5.9	Timer Channel Comparator Load Register 1 (TMR_nCMPLD1).....	655
28.5.10	Timer Channel Comparator Load Register 2 (TMR_nCMPLD2).....	656
28.5.11	Timer Channel Comparator Status and Control Register (TMR_nCSCTRL).....	656
28.5.12	Timer Channel Input Filter Register (TMR_nFILT).....	658
28.5.13	Timer Channel DMA Enable Register (TMR_nDMA).....	659
28.5.14	Timer Channel Enable Register (TMR_nENBL).....	660
28.6	Functional Description.....	660
28.6.1	General.....	660

Section number	Title	Page
28.6.2	Usage of Compare Registers.....	661
28.6.3	Usage of Compare Load Registers.....	662
28.6.4	Usage of the Capture Register.....	663
28.6.5	Functional Modes.....	663
28.6.5.1	Stop Mode.....	663
28.6.5.2	Count Mode.....	664
28.6.5.3	Edge-Count Mode.....	665
28.6.5.4	Gated-Count Mode.....	666
28.6.5.5	Quadrature-Count Mode.....	666
28.6.5.6	Quadrature-Count Mode with Index Input.....	667
28.6.5.7	Signed-Count Mode.....	668
28.6.5.8	Triggered-Count Mode 1.....	669
28.6.5.9	Triggered-Count Mode 2.....	669
28.6.5.10	One-Shot Mode.....	670
28.6.5.11	Cascade-Count Mode.....	671
28.6.5.12	Pulse-Output Mode.....	673
28.6.5.13	Fixed-Frequency PWM Mode.....	674
28.6.5.14	Variable-Frequency PWM Mode.....	675
28.7	Resets.....	678
28.7.1	General.....	678
28.8	Clocks.....	679
28.8.1	General.....	679
28.9	Interrupts.....	679
28.9.1	General.....	679
28.9.2	Description of Interrupt Operation.....	680
28.9.2.1	Timer Compare Interrupts.....	680
28.9.2.2	Timer Overflow Interrupts.....	680
28.9.2.3	Timer Input Edge Interrupts.....	680
28.10	DMA.....	681

Section number	Title	Page
<b>Chapter 29</b>		
<b>Periodic Interrupt Timer (PIT)</b>		
29.1	Introduction.....	683
29.1.1	Features.....	683
29.1.2	Modes of Operation.....	683
29.1.3	Block Diagram.....	683
29.2	Memory Map and Registers.....	684
29.2.1	PIT Control Register (PITx_CTRL).....	685
29.2.2	PIT Modulo Register (PITx_MOD).....	686
29.2.3	PIT Counter Register (PITx_CNTR).....	687
29.3	Functional Description.....	687
29.3.1	Slave Mode.....	687
29.3.2	Low Power Modes.....	688
29.3.2.1	Wait Mode.....	688
29.3.2.2	Stop Mode.....	688
29.3.2.3	Debug Mode.....	689
29.4	Interrupts.....	689
<b>Chapter 30</b>		
<b>Modular/Scalable Controller Area Network (MSCAN)</b>		
30.1	Introduction.....	691
30.1.1	Block Diagram.....	691
30.1.2	Features.....	692
30.1.3	Modes of Operation.....	693
30.2	External Signal Description.....	693
30.2.1	CAN System.....	693
30.3	Memory Map and Register Definition.....	694
30.3.1	Programmer's Model of Message Storage.....	694
30.3.2	MSCAN Control Register 0 (CAN_CTL0).....	700
30.3.3	MSCAN Control Register 1 (CAN_CTL1).....	703

Section number	Title	Page
30.3.4	MSCAN Bus Timing Register 0 (CAN_BTR0).....	705
30.3.5	MSCAN Bus Timing Register 1 (CAN_BTR1).....	706
30.3.6	MSCAN Receiver Flag Register (CAN_RFLG).....	707
30.3.7	MSCAN Receiver Interrupt Enable Register (CAN_RIER).....	709
30.3.8	MSCAN Transmitter Flag Register (CAN_TFLG).....	710
30.3.9	MSCAN Transmitter Interrupt Enable Register (CAN_TIER).....	712
30.3.10	MSCAN Transmitter Message Abort Request Register (CAN_TARQ).....	712
30.3.11	MSCAN Transmitter Message Abort Acknowledge Register (CAN_TAAK).....	713
30.3.12	MSCAN Transmit Buffer Selection Register (CAN_TBSEL).....	714
30.3.13	MSCAN Identifier Acceptance Control Register (CAN_IDAC).....	715
30.3.14	MSCAN Miscellaneous Register (CAN_MISC).....	716
30.3.15	MSCAN Receive Error Counter Register (CAN_RXERR).....	716
30.3.16	MSCAN Transmit Error Counter Register (CAN_TXERR).....	717
30.3.17	MSCAN Identifier Acceptance Registers (First Bank) (CAN_IDAR $n$ ).....	718
30.3.18	MSCAN Identifier Mask Registers (First Bank) (CAN_IDMR $n$ ).....	719
30.3.19	MSCAN Identifier Acceptance Registers (Second Bank) (CAN_IDAR $n$ ).....	719
30.3.20	MSCAN Identifier Mask Registers (Second Bank) (CAN_IDMR $n$ ).....	720
30.3.21	MSCAN Receive and Transmit Buffer Identifier Register 0 - Extended Identifier Mapping (CAN_nXFG_IDR0_EXT).....	721
30.3.22	MSCAN Receive and Transmit Buffer Identifier Register 0 - Standard Identifier Mapping (CAN_nXFG_IDR0_STD).....	722
30.3.23	MSCAN Receive and Transmit Buffer Identifier Register 1 - Extended Identifier Mapping (CAN_nXFG_IDR1_EXT).....	722
30.3.24	MSCAN Receive and Transmit Buffer Identifier Register 1 - Standard Identifier Mapping (CAN_nXFG_IDR1_STD).....	723
30.3.25	MSCAN Receive and Transmit Buffer Identifier Register 2 - Extended Identifier Mapping (CAN_nXFG_IDR2_EXT).....	724
30.3.26	MSCAN Receive and Transmit Buffer Identifier Register 3 - Extended Identifier Mapping (CAN_nXFG_IDR3_EXT).....	725
30.3.27	Receive Buffer Data Segment Registers (CAN_RXFG_DSR $n$ ).....	725

Section number	Title	Page
30.3.28	MSCAN Receive Buffer Data Length Register (CAN_RXFG_DLR).....	726
30.3.29	Receive Buffer Time Stamp Register - High Byte (CAN_RXFG_TSRH).....	727
30.3.30	Receive Buffer Time Stamp Register - Low Byte (CAN_RXFG_TSRL).....	727
30.3.31	Transmit Buffer Data Segment Registers (CAN_TXFG_DSR <sub>n</sub> ).....	728
30.3.32	MSCAN Transmit Buffer Data Length Register (CAN_TXFG_DLR).....	729
30.3.33	MSCAN Transmit Buffer Priority Register (CAN_TXFG_TBPR).....	729
30.3.34	Transmit Buffer Time Stamp Register - High Byte (CAN_TXFG_TSRH).....	730
30.3.35	Transmit Buffer Time Stamp Register - Low Byte (CAN_TXFG_TSRL).....	731
30.4	Functional Description.....	732
30.4.1	General.....	732
30.4.2	Message Storage.....	733
30.4.2.1	Message Transmit Background.....	733
30.4.2.2	Transmit Structures.....	734
30.4.2.3	Receive Structures.....	735
30.4.3	Identifier Acceptance Filter.....	737
30.4.3.1	Protocol Violation Protection.....	740
30.4.3.2	Clock System.....	741
30.4.4	Modes of Operation.....	743
30.4.4.1	Normal System Operating Modes.....	743
30.4.4.2	Special System Operating Modes.....	744
30.4.4.3	Emulation Modes.....	744
30.4.4.4	Listen-Only Mode.....	744
30.4.4.5	MSCAN Initialization Mode.....	744
30.4.5	Low-Power Options.....	745
30.4.5.1	Operation in Run Mode.....	746
30.4.5.2	Operation in Wait Mode.....	746
30.4.5.3	Operation in Stop Mode.....	746
30.4.5.4	MSCAN Normal Mode.....	747
30.4.5.5	MSCAN Sleep Mode.....	747

Section number	Title	Page
30.4.5.6	MSCAN Power Down Mode.....	749
30.4.5.7	Disabled Mode.....	749
30.4.5.8	Programmable Wake-Up Function.....	749
30.4.6	Reset Initialization.....	750
30.4.7	Interrupts.....	750
30.4.7.1	Description of Interrupt Operation.....	750
30.4.7.2	Transmit Interrupt.....	750
30.4.7.3	Receive Interrupt.....	751
30.4.7.4	Wakeup Interrupt.....	751
30.4.7.5	Error Interrupt.....	751
30.4.7.6	Interrupt Acknowledge.....	751
30.5	Initialization Application Information.....	752
30.5.1	MSCAN initialization.....	752
30.5.2	Bus-Off Recovery.....	753

## Chapter 31 Queued Serial Communications Interface (QSCI)

31.1	Introduction.....	755
31.1.1	Features.....	755
31.1.2	SCI Block Diagram.....	756
31.2	External Signal Descriptions.....	757
31.2.1	TXD —Transmit Data.....	757
31.2.2	RXD —Receiver Data.....	757
31.3	Memory Map and Registers.....	757
31.3.1	QSCI Baud Rate Register (QSCIx_RATE).....	758
31.3.2	QSCI Control Register 1 (QSCIx_CTRL1).....	758
31.3.3	QSCI Control Register 2 (QSCIx_CTRL2).....	761
31.3.4	QSCI Status Register (QSCIx_STAT).....	763
31.3.5	QSCI Data Register (QSCIx_DATA).....	766
31.3.6	QSCI Control Register 3 (QSCIx_CTRL3).....	767

Section number	Title	Page
31.4	Functional Description.....	768
31.4.1	Data Frame Format.....	768
31.4.2	Baud-Rate Generation.....	769
31.4.3	Transmitter.....	770
31.4.3.1	Character Length.....	771
31.4.3.2	Character Transmission.....	771
31.4.3.3	Break Characters.....	773
31.4.3.4	Preambles.....	773
31.4.4	Receiver.....	774
31.4.4.1	Character Length.....	774
31.4.4.2	Character Reception.....	775
31.4.4.3	Data Sampling.....	775
31.4.4.4	Framing Errors.....	780
31.4.4.5	Baud-Rate Tolerance.....	780
31.4.4.6	Slow Data Tolerance.....	780
31.4.4.7	Fast Data Tolerance.....	781
31.4.4.8	Receiver Wakeup.....	782
31.4.4.9	Single-Wire Operation.....	783
31.4.4.10	Loop Operation.....	784
31.4.5	DMA Operation.....	784
31.4.5.1	Transmit DMA Operation.....	784
31.4.5.2	Receive DMA Operation.....	785
31.4.5.3	Receiver Wakeup with DMA.....	785
31.4.6	LIN Slave Operation.....	785
31.4.7	Low-Power Options.....	786
31.4.7.1	Run Mode.....	786
31.4.7.2	Wait Mode.....	786
31.4.7.3	Stop Mode.....	787
31.5	Resets.....	787



Section number	Title	Page
31.6	Clocks.....	787
31.7	Interrupts.....	787
31.7.1	Description of Interrupt Operation.....	787
31.7.1.1	Transmitter Empty Interrupt.....	788
31.7.1.2	Transmitter Idle Interrupt.....	788
31.7.1.3	Receiver Full Interrupt.....	788
31.7.1.4	Receiver Edge Interrupt.....	789
31.7.1.5	Receive Error Interrupt.....	789
31.7.2	Recovery from Wait and Stop Mode.....	789
31.8	DMA Requests.....	790
31.8.1	Transmit Data Write Request.....	790
31.8.2	Receive Data Read Request.....	790

## Chapter 32 Queued Serial Peripheral Interface (QSPI)

32.1	Introduction.....	791
32.1.1	Overview.....	791
32.1.2	Block Diagram.....	793
32.2	Signal Descriptions.....	794
32.2.1	External I/O Signals.....	794
32.2.1.1	MISO (Master In/Slave Out).....	794
32.2.1.2	MOSI (Master Out/Slave In).....	794
32.2.1.3	SCLK (Serial Clock).....	794
32.2.1.4	SS (Slave Select).....	795
32.3	Memory Map Registers.....	796
32.3.1	SPI Status and Control Register (QSPLx_SPSCR).....	796
32.3.2	SPI Data Size and Control Register (QSPLx_SPDSR).....	800
32.3.3	SPI Data Receive Register (QSPLx_SPDRR).....	802
32.3.4	SPI Data Transmit Register (QSPLx_SPDTR).....	803
32.3.5	SPI FIFO Control Register (QSPLx_SPFIFO).....	805

Section number	Title	Page
32.3.6	SPI Word Delay Register (QSPLx_SPWAIT).....	807
32.3.7	SPI Control Register 2 (QSPLx_SPCTL2).....	807
32.4	Functional Description.....	808
32.4.1	Operating Modes.....	808
32.4.1.1	Master Mode.....	808
32.4.1.2	Slave Mode.....	809
32.4.1.3	DMA Mode.....	810
32.4.1.4	Wired-OR Mode.....	811
32.4.2	Transaction Formats.....	811
32.4.2.1	Data Transaction Length.....	811
32.4.2.2	Data Shift Ordering.....	812
32.4.2.3	Clock Phase and Polarity Controls.....	812
32.4.2.4	Transaction Format When CPHA = 0.....	812
32.4.2.5	Transaction Format When CPHA = 1.....	814
32.4.2.6	Transaction Initiation Latency.....	815
32.4.2.7	SS Hardware-Generated Timing in Master Mode.....	815
32.4.3	Transmission Data.....	817
32.4.4	Error Conditions.....	818
32.4.4.1	Overflow Error.....	818
32.4.4.2	Mode Fault Error.....	820
32.4.5	Resetting the SPI.....	822
32.5	Interrupts.....	823

## Chapter 33 Inter-Integrated Circuit (I2C)

33.1	Introduction.....	825
33.1.1	Features.....	825
33.1.2	Modes of operation.....	826
33.1.3	Block diagram.....	826
33.2	I2C signal descriptions.....	827

Section number	Title	Page
33.3	Memory map/register definition.....	828
33.3.1	I2C Address Register 1 (I2C_A1).....	828
33.3.2	I2C Frequency Divider register (I2C_F).....	829
33.3.3	I2C Control Register 1 (I2C_C1).....	830
33.3.4	I2C Status register 1 (I2C_S1).....	832
33.3.5	I2C Data I/O register (I2C_D).....	834
33.3.6	I2C Control Register 2 (I2C_C2).....	835
33.3.7	I2C Programmable Input Glitch Filter register (I2C_FLT).....	836
33.3.8	I2C Range Address register (I2C_RA).....	837
33.3.9	I2C SMBus Control and Status register (I2C_SMB).....	838
33.3.10	I2C Address Register 2 (I2C_A2).....	840
33.3.11	I2C SCL Low Timeout Register High (I2C_SLTH).....	840
33.3.12	I2C SCL Low Timeout Register Low (I2C_SLTL).....	841
33.4	Functional description.....	841
33.4.1	I2C protocol.....	841
33.4.1.1	START signal.....	842
33.4.1.2	Slave address transmission.....	842
33.4.1.3	Data transfers.....	843
33.4.1.4	STOP signal.....	843
33.4.1.5	Repeated START signal.....	843
33.4.1.6	Arbitration procedure.....	844
33.4.1.7	Clock synchronization.....	844
33.4.1.8	Handshaking.....	845
33.4.1.9	Clock stretching.....	845
33.4.1.10	I2C divider and hold values.....	845
33.4.2	10-bit address.....	846
33.4.2.1	Master-transmitter addresses a slave-receiver.....	847
33.4.2.2	Master-receiver addresses a slave-transmitter.....	847
33.4.3	Address matching.....	848

Section number	Title	Page
33.4.4	System management bus specification.....	849
33.4.4.1	Timeouts.....	849
33.4.4.2	FAST ACK and NACK.....	851
33.4.5	Resets.....	851
33.4.6	Interrupts.....	851
33.4.6.1	Byte transfer interrupt.....	852
33.4.6.2	Address detect interrupt.....	852
33.4.6.3	Stop Detect Interrupt.....	853
33.4.6.4	Exit from low-power/stop modes.....	853
33.4.6.5	Arbitration lost interrupt.....	853
33.4.6.6	Timeout interrupt in SMBus.....	853
33.4.7	Programmable input glitch filter.....	854
33.4.8	Address matching wakeup.....	854
33.4.9	DMA support.....	855
33.5	Initialization/application information.....	855

## Chapter 34 General-Purpose Input/Output (GPIO)

34.1	Overview.....	859
34.1.1	Features.....	859
34.1.2	Modes of Operation.....	860
34.2	Memory Map and Registers.....	860
34.2.1	GPIO Pull Resistor Enable Register (GPIOx_PUR).....	863
34.2.2	GPIO Data Register (GPIOx_DR).....	864
34.2.3	GPIO Data Direction Register (GPIOx_DDR).....	865
34.2.4	GPIO Peripheral Enable Register (GPIOx_PER).....	865
34.2.5	GPIO Interrupt Assert Register (GPIOx_IAR).....	866
34.2.6	GPIO Interrupt Enable Register (GPIOx_IENR).....	866
34.2.7	GPIO Interrupt Polarity Register (GPIOx_IPOLR).....	867
34.2.8	GPIO Interrupt Pending Register (GPIOx_IPR).....	868

Section number	Title	Page
34.2.9	GPIO Interrupt Edge Sensitive Register (GPIOx_IESR).....	868
34.2.10	GPIO Push-Pull Mode Register (GPIOx_PPMODE).....	869
34.2.11	GPIO Raw Data Register (GPIOx_RAWDATA).....	870
34.2.12	GPIO Drive Strength Control Register (GPIOx_DRIVE).....	870
34.2.13	GPIO Pull Resistor Type Select (GPIOx_PUS).....	871
34.2.14	Slew Rate Control Register (GPIOx_SRE).....	872
34.3	Functional Description.....	872
34.4	Interrupts.....	873
34.5	Clocks and Resets.....	874



# Chapter 1

## About This Document

### 1.1 Overview

#### 1.1.1 Purpose

This document describes the features, architecture, and programming model of Freescale's 56F827xx series of digital signal controller (DSC) devices.

#### 1.1.2 Audience

This document is primarily for system architects and software application developers who are using or considering using these DSCs in a system.

### 1.2 Conventions

#### 1.2.1 Numbering systems

The following suffixes identify different numbering systems:

This suffix	Identifies a
b	Binary number. For example, the binary equivalent of the number 5 is written 101b. In some cases, binary numbers are shown with the prefix <i>0b</i> .
d	Decimal number. Decimal numbers are followed by this suffix only when the possibility of confusion exists. In general, decimal numbers are shown without a suffix.
h	Hexadecimal number. For example, the hexadecimal equivalent of the number 60 is written 3Ch. In some cases, hexadecimal numbers are shown with the prefix <i>0x</i> .

## 1.2.2 Typographic notation

The following typographic notation is used throughout this document:

Example	Description
<i>placeholder, x</i>	Items in italics are placeholders for information that you provide. Italicized text is also used for the titles of publications and for emphasis. Plain lowercase letters are also used as placeholders for single letters and numbers.
code	Fixed-width type indicates text that must be typed exactly as shown. It is used for instruction mnemonics, directives, symbols, subcommands, parameters, and operators. Fixed-width type is also used for example code. Instruction mnemonics and directives in text and tables are shown in all caps; for example, BSR.
SR[SCM]	A mnemonic in brackets represents a named field in a register. This example refers to the Scaling Mode (SCM) field in the Status Register (SR).
REVNO[6:4], XAD[7:0]	Numbers in brackets and separated by a colon represent either: <ul style="list-style-type: none"> <li>A subset of a register's named field For example, REVNO[6:4] refers to bits 6–4 that are part of the COREREV field that occupies bits 6–0 of the REVNO register.</li> <li>A continuous range of individual signals of a bus For example, XAD[7:0] refers to signals 7–0 of the XAD bus.</li> </ul>

## 1.2.3 Special terms

The following terms have special meanings:

Term	Meaning
asserted	Refers to the state of a signal as follows: <ul style="list-style-type: none"> <li>An active-high signal is asserted when high (1).</li> <li>An active-low signal is asserted when low (0).</li> </ul>
deasserted	Refers to the state of a signal as follows: <ul style="list-style-type: none"> <li>An active-high signal is deasserted when low (0).</li> <li>An active-low signal is deasserted when high (1).</li> </ul> <p>In some cases, deasserted signals are described as <i>negated</i>.</p>
reserved	Refers to a memory space, register, or field that is either reserved for future use or for which, when written to, the module or chip behavior is unpredictable.



# Chapter 2

## Introduction

### 2.1 Introduction

The 56F827xx microcontroller is a member of the 32-bit 56800EX core-based Digital Signal Controllers (DSCs). Each device in the family combines, on a single chip, the processing power of a 32-bit DSP and the functionality of a microcontroller with a flexible set of peripherals. Due to its cost-effectiveness, configuration flexibility, and compact program code, 56F827xx is well-suited for many consumer and industrial applications.

The 56800EX core is based on a dual Harvard-style architecture consisting of three execution units operating in parallel, allowing as many as six operations per instruction cycle. The MCU-style programming model and optimized instruction set allow straightforward generation of efficient, compact DSP and control code. The instruction set is also highly efficient for C compilers to enable rapid development of optimized control applications. Additionally, memory resource protection (MRP) is provided to protect supervisor programs and resources from user programs.

The on-chip flash memory and RAM can be mapped into both the program and data memory spaces. Two data operands can be accessed from the on-chip data RAM per instruction cycle.

#### 2.1.1 Core Overview

The 56F827xx family is based on an 56800EX core, which updates the 56800E core. The 56800EX core has all 56800E core features and adds new enhancements, including:

- 32-bit x 32-bit MUL/MAC operations
- all registers in the Address Generation Unit (AGU) have shadowed registers that effectively reduce the context save/restore time during exception processing, reducing latency.

- bit-reverse address mode supporting Fast Fourier Transform
- new bit manipulation instruction that integrates a Test bitfield and a Set/Clear (BFSC) bitfield into a single instruction

With all existing 32-bit arithmetic operations, the 56800EX core is truly 32-bit compatible.

## 2.1.2 Memory Overview

Devices in the 56F827xx family include multiple blocks of on-chip memory:

- Up to 64 KB (32 KW) program flash memory
- Up to 8 KB (4 KW) RAM

Both bulk erasing and erasing in pages are supported.

## 2.1.3 Peripheral Overview

A full set of programmable peripherals—including PWM, ADC, QSCIs, QSPIs, I2C, an MSCAN, Inter-Module Crossbars, Quad Timers, a CRC block, DACs, Analog Comparators, and on-chip/off-chip clock sources—supports various applications. Each peripheral's clock can be independently gated to save power. Any pin in these peripherals can also be used as General Purpose Input/Outputs (GPIOs).

## 2.2 Application Examples

With numerous, highly integrated peripherals and powerful processing capabilities, 56F827xx is a low-cost family especially useful for switched-mode power supplies (SMPSs), advanced motor control (including dual motor control), smart appliances, uninterruptible power supplies (UPSs), photovoltaic systems, power distribution systems, wireless charging, and medical monitoring applications.

**Table 2-1. Sample Applications**

Application	Examples
Switched-mode power supplies (SMPSs)	<ul style="list-style-type: none"> <li>• Multi-output digital SMPSs</li> <li>• Interleaving Power Factor Correction (PFC)</li> <li>• Multiple phase converters</li> <li>• LLC DC to DC converters</li> </ul>

*Table continues on the next page...*

**Table 2-1. Sample Applications (continued)**

Application	Examples
Advanced motor control	<ul style="list-style-type: none"> <li>• Universal motors</li> <li>• DC motors</li> <li>• AC Induction Motors (ACIMs)</li> <li>• Brushless DC (BLDC) motors</li> <li>• Permanent Magnet Synchronous Motors (PMSMs)</li> <li>• Switched Reluctance (SR) motors</li> <li>• Stepper motors</li> <li>• Linear motors</li> <li>• Actuators</li> <li>• Poly-phase motors</li> <li>• Dual motor control</li> </ul>
Smart appliances	<ul style="list-style-type: none"> <li>• Washing machines</li> <li>• Dryers</li> <li>• Dishwashers</li> <li>• Induction cookers</li> </ul>
Photovoltaic systems	<ul style="list-style-type: none"> <li>• Residential solar inverter</li> <li>• Grid-tied three phase solar inverter</li> <li>• Micro-inverter</li> <li>• Fuel cell generator</li> </ul>
Power distribution systems	<ul style="list-style-type: none"> <li>• Circuit breakers</li> <li>• Arc fault detectors</li> <li>• Power quality monitors</li> </ul>
Wireless charging	
Uninterruptible power supplies (UPSs)	
Medical monitoring applications	
Lighting	

## 2.3 Features

The following list summarizes the superset of features across the entire 56F827xx family.

- 56800EX 32-bit DSC core
- Up to 50 MHz operation frequency in normal mode and 100 MHz in fast mode
- Up to 32 KW program flash memory
- Up to 4 KW dual port program/data RAM
- Memory resource protection (MRP) unit:
  - Partitions software into two modes—supervisor software and user software—with separate system address spaces and resources, for both program and data
  - Protects supervisor programs and resources from user programs
- Four-channel DMA
- One 8-channel eFlexPWM module with NanoEdge™ placement and enhanced capture
- 2 x 8-channel 12-bit cyclic ADC

features

- One windowed watchdog timer
- Cyclic Redundancy Check (CRC) generator
- On-chip 8 MHz/400 kHz relaxation oscillator, 200 kHz Relaxation Oscillator and 4 MHz to 16 MHz Crystal Oscillator (XOSC)
- Power Supervisor
- Inter-Module Crossbar with AND-OR-INVERT function
- Programmable Interrupt Controller (INTC)
- One Quad Timer
- Two Periodic Interval Timers
- Two 12-bit DAC modules
- Four High Speed Comparators with integrated 6-bit DAC references
- Two Queued SPI modules
- Two Queued SCI modules
- One I2C/SMBus module
- One MSCAN module
- 5 V tolerant I/O (except for RESETB pin which is a 3.3 V pin)

### 2.3.1 MC56F827xx Product Family

The following table highlights features that differ among members of the family. Features not listed are shared in common by all members of the family.

**Table 2-2. MC56F827xx Family**

Part Number	MC56F82											
	748VL H	746VL F	743VL C	743VF M	738VL H	736VL F	733VL C	733VF M	728VL H	726VL F	723VL C	723VF M
Core frequency (MHz)	100/50	100/50	100/50	100/50	100/50	100/50	100/50	100/50	100/50	100/50	100/50	100/50
Flash memory (KB)	64	64	64	64	48	48	48	48	32	32	32	32
RAM (KB)	8	8	8	8	8	8	8	8	6	6	6	6
Windowed Computer Operating Properly (WCOP)	1	1	1	1	1	1	1	1	1	1	1	1
External Watchdog Monitor	1	1	1	1	1	1	1	1	1	1	1	1
Periodic Interrupt Timer (PIT)	2	2	2	2	2	2	2	2	2	2	2	2
Cyclic Redundancy Check (CRC)	1	1	1	1	1	1	1	1	1	1	1	1
Timer (TMR)	4	4	4	4	4	4	4	4	4	4	4	4

*Table continues on the next page...*

**Table 2-2. MC56F827xx Family (continued)**

Part Number	MC56F82											
	748VL H	746VL F	743VL C	743VF M	738VL H	736VL F	733VL C	733VF M	728VL H	726VL F	723VL C	723VF M
12-bit Cyclic ADC channels	2x8	2x5	2x3	2x3	2x8	2x5	2x3	2x3	2x8	2x5	2x3	2x3
PWMA with input capture:												
High-resolution channels	1x8	1x6	1x6	1x6	1x8	1x6	1x6	1x6	1x8	1x6	1x6	1x6
Standard channels	0	0	0	0	0	0	0	0	0	0	0	0
12-bit DAC	2	2	2	2	2	2	2	2	2	2	2	2
DMA	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Analog Comparators (CMP)	4	4	3	3	4	4	3	3	4	4	3	3
QSCI	2	2	1	1	2	2	1	1	2	2	1	1
QSPI	2	1	1	1	2	1	1	1	2	1	1	1
I2C/SMBus	1	1	1	1	1	1	1	1	1	1	1	1
MSCAN	1	1	0	0	1	1	0	0	1	1	0	0
GPIO	54	39	26	26	54	39	26	26	54	39	26	26
Package pin count	64 LQFP	48 LQFP	32 LQFP	32 QFN	64 LQFP	48 LQFP	32 LQFP	32 QFN	64 LQFP	48 LQFP	32 LQFP	32 QFN

## 2.3.2 Block Diagram




Figure 2-1. Block Diagram

### 2.3.3 56800EX 32-bit Digital Signal Controller (DSC) core

- Efficient 32-bit 56800EX Digital Signal Processor (DSP) engine with modified dual Harvard architecture:
  - Three internal address buses
  - Four internal data buses: two 32-bit primary buses, one 16-bit secondary data bus, and one 16-bit instruction bus
  - 32-bit data accesses
  - Supports concurrent instruction fetches in the same cycle, and dual data accesses in the same cycle
  - 20 addressing modes
- As many as 100 million instructions per second (MIPS) at 100 MHz core frequency
- 162 basic instructions
- Instruction set supports both fractional arithmetic and integer arithmetic
- 32-bit internal primary data buses support 8-bit, 16-bit, and 32-bit data movement, plus addition, subtraction, and logical operations
- Single-cycle  $16 \times 16$ -bit  $\rightarrow$  32-bit and  $32 \times 32$ -bit  $\rightarrow$  64-bit multiplier-accumulator (MAC) with dual parallel moves
- 32-bit arithmetic and logic multi-bit shifter
- Four 36-bit accumulators, including extension bits
- Parallel instruction set with unique DSP addressing modes
- Hardware DO and REP loops
- Bit reverse address mode, which effectively supports DSP and Fast Fourier Transform algorithms
- Full shadowing of the register stack for zero-overhead context saves and restores: nine shadow registers correspond to nine address registers (R0, R1, R2, R3, R4, R5, N, N3, M01)
- Instruction set supports both DSP and controller functions
- Controller-style addressing modes and instructions enable compact code
- Enhanced bit manipulation instruction set
- Efficient C compiler and local variable support
- Software subroutine and interrupt stack, with the stack's depth limited only by memory
- Priority level setting for interrupt levels
- JTAG/Enhanced On-Chip Emulation (OnCE) for unobtrusive, real-time debugging that is independent of processor speed

### 2.3.4 Operation Parameters

- Up to 50 MHz operation in normal mode and 100 MHz operation in fast mode at  $-40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$  ambient temperature

- Single 3.3 V power supply
- Supply range:  $V_{DD} - V_{SS} = 2.7 \text{ V to } 3.6 \text{ V}$ ,  $V_{DDA} - V_{SSA} = 2.7 \text{ V to } 3.6 \text{ V}$

## 2.3.5 Packages

- 32QFN
- 32LQFP
- 48LQFP
- 64LQFP

## 2.3.6 On-Chip Memory and Memory Protection

- Dual Harvard architecture permits as many as three simultaneous accesses to program and data memory
- Internal flash memory with security and protection to prevent unauthorized access
- Memory resource protection (MRP) unit to protect supervisor programs and resources from user programs
- Programming code can reside in flash memory during flash programming
- The dual-port RAM controller supports concurrent instruction fetches and data accesses, or dual data accesses by the core.
  - Concurrent accesses provide increased performance.
  - The data and instruction arrive at the core in the same cycle, reducing latency.
- On-chip memory
  - Up to 64 KB program/data flash memory
  - Up to 8 KB dual port data/program RAM

## 2.3.7 Peripherals

### 2.3.7.1 System Modules

#### 2.3.7.1.1 Interrupt Controller

- Five interrupt priority levels
  - Three user-programmable priority levels for each interrupt source: level 0, level 1, level 2
  - Unmaskable level 3 interrupts include illegal instruction, hardware stack overflow, misaligned data access, SWI3 instruction
  - Interrupt level 3 is highest priority and non-maskable. Its sources include:
    - Illegal instructions



- Hardware stack overflow
- SWI instruction
- EOnce interrupts
- Misaligned data accesses
- Lowest-priority software interrupt: level LP
- Support for nested interrupts, so that a higher priority level interrupt request can interrupt lower priority interrupt subroutine
- Masking of interrupt priority level is managed by the 56800EX core
- Two programmable fast interrupts that can be assigned to any interrupt source
- Notification to System Integration Module (SIM) to restart clock when in wait and stop states
- Ability to relocate interrupt vector table

#### 2.3.7.1.2 Direct Memory Access (DMA) Controller

- Four independently programmable DMA controller channels
- Dual-address transfers via 32-bit master connection to the system bus
- Data transfers in 8-bit, 16-bit, or 32-bit blocks
- Continuous-mode or cycle-steal transfers from software or peripheral initiation
- One programmable input selected from 16 possible peripheral requests per channel
- Automatic hardware acknowledge/done indicator from each channel
- Independent source and destination address registers
- Optional modulo addressing and automatic updates of source and destination addresses
- Independent transfer sizes for source and destination
- Optional auto-alignment feature for source or destination accesses
- Optional automatic single or double channel linking
- Programming model accessed via 32-bit slave peripheral bus
- Channel arbitration on transfer boundaries using fixed priority scheme
- DMA peripherals:
  - Quad Timer
  - ADCs
  - QSPIs
  - QSCIs
  - I2Cs
  - PWMs
  - Crossbar
  - 12-bit DAC

#### 2.3.7.1.3 Inter-Module Crossbar and AND-OR-INVERT logic

- Provides generalized connections between and among on-chip peripherals: ADCs, 12-bit DAC, comparators, quad-timers, eFlexPWMs, EWM, and select I/O pins

- User-defined input/output pins for all modules connected to the crossbar
- DMA request and interrupt generation from the crossbar
- Write-once protection for all registers
- AND-OR-INVERT function provides a universal Boolean function generator that uses a four-term sum-of-products expression, with each product term containing true or complement values of the four selected inputs (A, B, C, D).

#### 2.3.7.1.4 Cyclic Redundancy Check (CRC) Generator

- Hardware CRC generator circuit with 16-bit shift register
- High-speed hardware CRC calculation
- Programmable initial seed value
- CRC16-CCITT compliancy with  $x^{16} + x^{12} + x^5 + 1$  polynomial
- Error detection for all single, double, odd, and most multibit errors
- Option to transpose input data or output data (CRC result) bitwise, which is required for certain CRC standards

#### 2.3.7.2 General Purpose I/O (GPIO)

- 5 V tolerance
- Individual control of peripheral mode or GPIO mode for each pin
- Programmable push-pull or open drain output
- Configurable pullup or pulldown on all input pins
- All pins (except JTAG and RESETB) default to be GPIO inputs
- 2 mA / 9 mA source/sink capability
- Controllable output slew rate

#### 2.3.7.3 Timers and PWM modules

##### 2.3.7.3.1 Enhanced Flex Pulse Width Modulator (eFlexPWM)

- PWM module contains four identical submodules, with up to three outputs per submodule
- 16 bits of resolution for center, edge-aligned, and asymmetrical PWMs
- High resolution NanoEdge placement
  - Fractional delay for enhanced resolution of the PWM period and edge placement
  - 390 ps PWM frequency and duty-cycle resolution when NanoEdge functionality is enabled.
- PWM outputs can be configured as complementary output pairs or independent outputs
- Dedicated time-base counter with period and frequency control per submodule

- Independent top and bottom deadtime insertion for each complementary pair
- Independent control of both edges of each PWM output
- Enhanced input capture and output compare functionality on each input:
  - Channels not used for PWM generation can be used for buffered output compare functions.
  - Channels not used for PWM generation can be used for input capture functions.
  - Enhanced dual edge capture functionality
- Synchronization of submodule to external hardware (or other PWM) is supported.
- Double-buffered PWM registers
  - Integral reload rates from 1 to 16
  - Half-cycle reload capability
- Multiple output trigger events can be generated per PWM cycle via hardware.
- Support for double-switching PWM outputs
- Up to eight fault inputs can be assigned to control multiple PWM outputs
  - Programmable filters for fault inputs
- Independently programmable PWM output polarity
- Individual software control of each PWM output
- All outputs can be programmed to change simultaneously via a FORCE\_OUT event.
- PWMX pin can optionally output a third PWM signal from each submodule
- Option to supply the source for each complementary PWM signal pair from any of the following:
  - Crossbar module outputs
  - External ADC input, taking into account values set in ADC high and low limit registers

### 2.3.7.3.2 Quad Timer

- Four 16-bit up/down counters, with a programmable prescaler for each counter
- Operation modes: edge count, gated count, signed count, capture, compare, PWM, signal shot, single pulse, pulse string, cascaded, quadrature decode
- Programmable input filter
- Counting start can be synchronized across counters
- Up to 100 MHz operation clock

### 2.3.7.3.3 Periodic Interrupt Timer (PIT) Modules

- 16-bit up-counter with programmable counter modulo
- Interrupt capability
- Selectable clock sources:
  - External crystal oscillator/external clock source
  - On-chip low-power 200 kHz oscillator
  - System bus (IPBus up to 50 MHz)
  - 8 MHz / 400 kHz ROSC

- Can signal the device to exit powerdown mode
- Programmable master/slave selection between PIT instances

#### 2.3.7.3.4 Windowed Computer Operating Properly (COP) Watchdog

- Programmable windowed timeout period
- Support for operation in all power modes: run mode, wait mode, stop mode
- Causes loss of reference reset 128 cycles after loss of reference clock to the PLL is detected
- Selectable reference clock source in support of EN60730 and IEC61508
- Selectable clock sources:
  - External crystal oscillator/external clock source
  - On-chip low-power 200 kHz oscillator
  - System bus (IPBus up to 50 MHz)
  - 8 MHz / 400 kHz ROSC
- Support for interrupt triggered when the counter reaches the timeout value

#### 2.3.7.3.5 External Watchdog Monitor (EWM)

- Monitors external circuit as well as the software flow
- Programmable timeout period
- Interrupt capability prior to timeout
- Independent output (EWM\_OUT\_b) that places external circuit (but not CPU and peripheral) in a safe mode when EWM timeout occurs
- Selectable reference clock source in support of EN60730 and IEC61508
- Wait mode and Stop mode operation is not supported.
- Selectable clock sources:
  - External crystal oscillator/external clock source
  - On-chip low-power 200 kHz oscillator
  - System bus (IPBus up to 50 MHz)
  - 8 MHz / 400 kHz ROSC

### 2.3.7.4 Clock Modules

#### 2.3.7.4.1 On-chip oscillators

- Tunable 8 MHz relaxation oscillator with 400 kHz at standby mode (divide-by-two output)
- 200 kHz low frequency clock as secondary clock source for COP, EWM, PIT

#### 2.3.7.4.2 Crystal oscillator

- Support for both high ESR crystal oscillator (ESR greater than 100  $\Omega$ ) and ceramic resonator
- Operating frequency: 4–16 MHz

#### 2.3.7.4.3 Phase-locked loop

- Wide programmable output frequency: 200 MHz to 400 MHz
- Input reference clock frequency: 8 MHz to 16 MHz
- Detection of loss of lock and loss of reference clock
- Ability to power down

### 2.3.7.5 Analog Modules

#### 2.3.7.5.1 12-bit Analog-to-Digital Converter (Cyclic type)

- Two independent 12-bit analog-to-digital converters (ADCs):
  - 2 x 8-channel external inputs
  - Built-in x1, x2, x4 programmable gain pre-amplifier
  - Maximum ADC clock frequency up to 10 MHz, having period as low as 100-ns
  - Single conversion time of 10 ADC clock cycles
  - Additional conversion time of 8 ADC clock cycles
- Support of analog inputs for single-ended and differential, including unipolar differential, conversions
- Sequential, parallel, and independent scan mode
- First 8 samples have offset, limit and zero-crossing calculation supported
- ADC conversions can be synchronized by *any* module connected to the internal crossbar module, such as PWM, timer, GPIO, and comparator modules.
- Support for simultaneous triggering and software-triggering conversions
- Support for a multi-triggering mode with a programmable number of conversions on each trigger
- Each ADC has ability to scan and store up to 8 conversion results.
- Current injection protection

#### 2.3.7.5.2 12-bit Digital-to-Analog Converter

- 12-bit resolution
- Powerdown mode
- Automatic mode allows the DAC to automatically generate pre-programmed output waveforms, including square, triangle, and sawtooth waveforms (for applications like slope compensation)

- Programmable period, update rate, and range
- Output can be routed to an internal comparator, ADC, or optionally to an off-chip destination

### 2.3.7.5.3 Comparator

- Full rail-to-rail comparison range
- Support for high and low speed modes
- Selectable input source includes external pins and internal DACs
- Programmable output polarity
- 6-bit programmable DAC as a voltage reference per comparator
  - 2.7 V to 3.3 V operation range
  - 64-tap resistor ladder
  - Selectable supply reference source
  - Powerdown mode to conserve power when not in use
  - Output routed to internal comparator input
  - Less than 20  $\mu$ A power consumption
- Three programmable hysteresis levels
- Selectable interrupt on rising-edge, falling-edge, or toggle of a comparator output

## 2.3.7.6 Communication Interfaces

### 2.3.7.6.1 Queued Serial Peripheral Interface (QSPI) modules

- Maximum 12.5 Mbit/s baud rate
- Selectable baud rate clock sources for low baud rate communication
- Baud rate as low as  $\text{Baudrate\_Freq\_in} / 8192$
- Full-duplex operation
- Master and slave modes
- Double-buffered operation with separate transmit and receive registers
- Four-word-deep FIFOs available on transmit and receive buffers
- Programmable length transmissions (2 bits to 16 bits)
- Programmable transmit and receive shift order (MSB as first bit transmitted)

### 2.3.7.6.2 Queued Serial Communications Interface (QSCI) modules

- Operating clock can be up to two times the CPU operating frequency
- Four-word-deep FIFOs available on both transmit and receive buffers
- Standard mark/space non-return-to-zero (NRZ) format
- 16-bit integer and 3-bit fractional baud rate selection
- Full-duplex or single-wire operation
- Programmable 8-bit or 9-bit data format

- Error detection capability
- Two receiver wakeup methods:
  - Idle line
  - Address mark
- 1/16 bit-time noise detection
- Up to 6.25 Mbit/s baud rate at 100 MHz operation clock

### **2.3.7.6.3 Inter-Integrated Circuit (I2C)/System Management Bus (SMBus) modules**

- Compatible with I2C bus standard
- Support for System Management Bus (SMBus) specification, version 2
- Multi-master operation
- General call recognition
- 10-bit address extension
- Start/Repeat and Stop indication flags
- Support for dual slave addresses or configuration of a range of slave addresses
- Programmable glitch input filter with option to clock up to 100 MHz

### **2.3.7.6.4 Modular/Scalable Controller Area Network (MSCAN) Module**

- Clock source from PLL or oscillator.
- Implementation of the CAN protocol Version 2.0 A/B
- Standard and extended data frames
- 0-to-8 bytes data length
- Programmable bit rate up to 1 Mbit/s
- Support for remote frames
- Individual Rx Mask Registers per Message Buffer
- Internal timer for time-stamping of received and transmitted messages
- Listen-only mode capability
- Programmable loopback mode supporting self-test operation
- Programmable transmission priority scheme: lowest ID, lowest buffer number, or highest priority
- Low power modes, with programmable wakeup on bus activity

## **2.3.7.7 Power Management**

### **2.3.7.7.1 On-Chip Voltage Regulator**

- Input 2.7 V to 3.6 V (4.0 V absolute maximum rating)
- Provides 1.2 V  $\pm$  10% accuracy
- Separate large and small regulators
- Distributed type layout



### 2.3.7.7.2 Power supervisor

- Power-on reset (POR) to reset CPU, peripherals, and JTAG/EOnCE controllers ( $V_{DD} > 2.1 \text{ V}$ )
- Brownout reset ( $V_{DD} < 1.9 \text{ V}$ )
- Critical warn low-voltage interrupt (LVI2.0)
- Peripheral low-voltage interrupt (LVI2.7)

## Legal

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [freescale.com/SalesTermsandConditions](http://freescale.com/SalesTermsandConditions).

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners.



# Chapter 3

## Chip Configuration

### 3.1 Introduction


This chapter provides details on the individual modules of the microcontroller. It includes:

- module block diagrams showing immediate connections within the device,
- specific module-to-module interactions not necessarily discussed in the individual module chapters, and
- links for more information.

### 3.2 Core modules

#### 3.2.1 Digital Signal Controller (DSC) Core Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.



**Figure 3-1. Core configuration**

**Table 3-1. Reference links to related information**

Topic	Related module	Reference
Full description	Core	DSP56800E and DSP56800EX Digital Signal Controller (DSC) Cores Reference Manual (document ID: DSP56800ERM)
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>

### 3.3 System modules

#### 3.3.1 System Integration Module (SIM) Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.




Figure 3-2. SIM configuration

Table 3-2. Reference links to related information

Topic	Related module	Reference
Full description	System Integration Module (SIM)	<a href="#">SIM</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>

### 3.3.2 MCM Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.





Figure 3-3. MCM configuration

Table 3-3. Reference links to related information

Topic	Related module	Reference
Full description	Miscellaneous Control Module (MCM)	<a href="#">MCM</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
Core		DSP56800E and DSP56800EX Digital Signal Controller (DSC) Cores Reference Manual (document ID: DSP56800ERM)

### 3.3.3 Inter-Peripheral Crossbar Switch (XBAR) and AND/OR/INVERT (AOI) Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.



**Figure 3-4. XBARA, XBARB, and AOI integration**

**Table 3-4. Reference links to related information**

Topic	Related module	Reference
Full description	XBARA	<a href="#">Inter-Peripheral Crossbar Switch A (XBARA)</a>
Full description	XBARB	<a href="#">Inter-Peripheral Crossbar Switch B (XBARB)</a>
Full description	AOI	<a href="#">Inter-Peripheral Crossbar AND/OR/INVERT (AOI) module</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
Signal multiplexing	SIM's GPS registers	<a href="#">Signal multiplexing</a>

#### 3.3.3.1 Number of inputs and outputs

The dedicated XBAR chapters refer to each instance's number of inputs as NUM\_IN or N and number of outputs as NUM\_OUT or M. The following table identifies the values.

**Table 3-5. XBAR inputs and outputs**

XBAR instance	Number of inputs (NUM_IN or N)	Number of outputs (NUM_OUT or M)
XBARA	32	41
XBARB	26	16

### 3.3.3.2 XBARA and XBARB Inputs

The following table shows the signals that can be inputs to the XBARs.

**Table 3-6. XBARA and XBARB Inputs**

Package Signal	Signal Description	XBARA Input	XBARB Input
VSS	VSS	XBAR_IN0	-
VDD	VDD	XBAR_IN1	-
SCI0_TXD	SCI0 TXD	-	XBAR_IN0
SCI1_TXD	SCI1 TXD	-	XBAR_IN1
XB_IN2	Package Pin	XBAR_IN2	XBAR_IN2
XB_IN3	Package Pin	XBAR_IN3	XBAR_IN3
XB_IN4	Package Pin	XBAR_IN4	XBAR_IN4
XB_IN5	Package Pin	XBAR_IN5	XBAR_IN5
XB_IN6	Package Pin	XBAR_IN6	XBAR_IN6
XB_IN7	Package Pin	XBAR_IN7	XBAR_IN7
XB_IN8	Package Pin	XBAR_IN8	XBAR_IN8
XB_IN9	Package Pin	XBAR_IN9	XBAR_IN9
CMPA_OUT	Comparator A Output	XBAR_IN10	XBAR_IN10
CMPB_OUT	Comparator B Output	XBAR_IN11	XBAR_IN11
CMPC_OUT	Comparator C Output	XBAR_IN12	XBAR_IN12
CMPD_OUT	Comparator D Output	XBAR_IN13	XBAR_IN13
TA0_OUT	Timer A0 OUT	XBAR_IN14	XBAR_IN14
TA1_OUT	Timer A1 OUT	XBAR_IN15	XBAR_IN15
TA2_OUT	Timer A2 OUT	XBAR_IN16	XBAR_IN16
TA3_OUT	Timer A3 OUT	XBAR_IN17	XBAR_IN17
PWM0_TRG0	PWM0 Trigger 0	XBAR_IN18	XBAR_IN18
PWM0_TRG1	PWM0 Trigger 1	XBAR_IN19	XBAR_IN19
PWM1_TRG0	PWM1 Trigger 0	XBAR_IN20	XBAR_IN20
PWM1_TRG1	PWM1 Trigger 1	XBAR_IN21	XBAR_IN21
PWM2_TRG0	PWM2 Trigger 0	XBAR_IN22	XBAR_IN22
PWM2_TRG1	PWM2 Trigger 1	XBAR_IN23	XBAR_IN23
PWM3_TRG0	PWM3 Trigger 0	XBAR_IN24	XBAR_IN24
PWM3_TRG1	PWM3 Trigger 1	XBAR_IN25	XBAR_IN25
PIT0_SYNC_OUT	PIT0 SYNC	XBAR_IN26	-
PIT1_SYNC_OUT	PIT1 SYNC	XBAR_IN27	-
AND_OR_INVERT_0	AOI Output 0	XBAR_IN28	-
AND_OR_INVERT_1	AOI Output 1	XBAR_IN29	-
AND_OR_INVERT_2	AOI Output 2	XBAR_IN30	-
AND_OR_INVERT_3	AOI Output 3	XBAR_IN31	-

### 3.3.3.3 XBAR Interconnections

The following table shows how, within the chip, the AOI module mediates between XBARB outputs and XBARA inputs.

**Table 3-7. XBAR Interconnections**

XBARB Output	AOI Input/Output	XBARA Input
XBAR_OUT0	AND_OR_INVERT_0	XBAR_IN28
XBAR_OUT1		
XBAR_OUT2		
XBAR_OUT3		
XBAR_OUT4	AND_OR_INVERT_1	XBAR_IN29
XBAR_OUT5		
XBAR_OUT6		
XBAR_OUT7		
XBAR_OUT8	AND_OR_INVERT_2	XBAR_IN30
XBAR_OUT9		
XBAR_OUT10		
XBAR_OUT11		
XBAR_OUT12	AND_OR_INVERT_3	XBAR_IN31
XBAR_OUT13		
XBAR_OUT14		
XBAR_OUT15		

### 3.3.3.4 XBARA Outputs

**Table 3-8. XBARA Outputs**

XBARA Output	Signal	Signal Description
XBAR_OUT0	DMA_REQ0	XBAR DMA Request 0
XBAR_OUT1	DMA_REQ1	XBAR DMA Request 1
XBAR_OUT2	DMA_REQ2	XBAR DMA Request 2
XBAR_OUT3	DMA_REQ3	XBAR DMA Request 3
XBAR_OUT4	XB_OUT4	Package Pin
XBAR_OUT5	XB_OUT5	Package Pin
XBAR_OUT6	XB_OUT6	Package Pin
XBAR_OUT7	XB_OUT7	Package Pin
XBAR_OUT8	XB_OUT8	Package Pin
XBAR_OUT9	XB_OUT9	Package Pin
XBAR_OUT10	XB_OUT10	Package Pin
XBAR_OUT11	XB_OUT11	Package Pin

*Table continues on the next page...*

**Table 3-8. XBARA Outputs (continued)**

XBARA Output	Signal	Signal Description
XBAR_OUT12	ADCA_TRIG	ADCA(Cyclic ADC) Trigger
XBAR_OUT13	ADCB_TRIG	ADCB (Cyclic ADC) Trigger
XBAR_OUT14	DACB_12B_SYNC	12bit DACB Trigger
XBAR_OUT15	DACA_12B_SYNC	12bit DACA Trigger
XBAR_OUT16	COMPA	Comparator A Window/Sample
XBAR_OUT17	COMPB	Comparator B Window/Sample
XBAR_OUT18	COMPC	Comparator C Window/Sample
XBAR_OUT19	COMPD	Comparator D Window/Sample
XBAR_OUT20	PWM0_EXT_A	PWM0 EXT_A
XBAR_OUT21	PWM1_EXT_A	PWM1 EXT_A
XBAR_OUT22	PWM2_EXT_A	PWM2 EXT_A
XBAR_OUT23	PWM3_EXT_A	PWM3 EXT_A
XBAR_OUT24	PWM0_EXT_SYNC	PWM0 Ext Synch
XBAR_OUT25	PWM1_EXT_SYNC	PWM1 Ext Synch
XBAR_OUT26	PWM2_EXT_SYNC	PWM2 Ext Synch
XBAR_OUT27	PWM3_EXT_SYNC	PWM3 Ext Synch
XBAR_OUT28	PWM_EXT_CLK	PWM Ext Clock
XBAR_OUT29	PWM_FAULT0	PWM Fault0
XBAR_OUT30	PWM_FAULT1	PWM Fault1
XBAR_OUT31	PWM_FAULT2	PWM Fault2
XBAR_OUT32	PWM_FAULT3	PWMAFault3
XBAR_OUT33	PWM_FORCE	PWM Force
XBAR_OUT34	TA0_IN	Timer A0 IN
XBAR_OUT35	TA1_IN	Timer A1 IN
XBAR_OUT36	TA2_IN	Timer A2 IN
XBAR_OUT37	TA3_IN	Timer A3 IN
XBAR_OUT38	SCI0_RXD	SCI0 RXD
XBAR_OUT39	SCI1_RXD	SCI1 RXD
XBAR_OUT40	EWM_IN	External Watchdog Monitor

### 3.3.3.5 AOI module register write protection

The AOI module's registers can be write protected.

### 3.3.4 Interrupt Controller (INTC) Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.




Figure 3-5. INTC configuration

Table 3-9. Reference links to related information

Topic	Related module	Reference
Full description	Interrupt Controller (INTC)	<a href="#">INTC</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>

#### 3.3.4.1 Reset/Interrupt Vector Table

Table 3-10. Interrupt Vector Table

Peripheral	Vect. #	Priority Level	Vector Base Address	Interrupt	Details	Local Enable	Local Source	Description
Core	110	-1	0xDC	SWILP		N/A	N/A	SWILP
EWM	109	0-2	0xDA	EWM_INT		CTRL[INTE N]	N/A	EWM_Indicate
COP	108	0-2	0xD8	COP_INT		CTRL[INTE N]	N/A	COP_Warning
GPIO A	107	0-2	0xD6	GPIOA		IENR	IPEND	GPIO
GPIO B	106	0-2	0xD4	GPIOB		IENR	IPEND	GPIO
GPIO C	105	0-2	0xD2	GPIOC		IENR	IPEND	GPIO
GPIO D	104	0-2	0xD0	GPIOD		IENR	IPEND	GPIO
GPIO E	103	0-2	0xCE	GPIOE		IENR	IPEND	GPIO

Table continues on the next page...



**Table 3-10. Interrupt Vector Table (continued)**

Peripheral	Vect. #	Priority Level	Vector Base Address	Interrupt	Details	Local Enable	Local Source	Description
GPIO F	102	0-2	0xCC	GPIOF		IENR	IPEND	GPIO
RESERVED	101	0-2	0xCA	RESERVED				
RESERVED	100	0-2	0xC8	RESERVED				
RESERVED	99	0-2	0xC6	RESERVED				
RESERVED	98	0-2	0xC4	RESERVED				
RESERVED	97	0-2	0xC2	RESERVED				
RESERVED	96	0-2	0xC0	RESERVED				
PIT 0	95	0-2	0xBE	PIT0_ROLL OVR		CTRL[PRIE]	CTRL[PRF]	Roll Over
PIT 1	94	0-2	0xBC	PIT1_ROLL OVR		CTRL[PRIE]	CTRL[PRF]	Roll Over
CMP A	93	0-2	0xBA	CMPA	CMPA_RIS E	SCR[IER]	SCR[CFR]	Rising Edge
					CMPA_FAL L	SCR[IEF]	SCR[CFF]	Falling Edge
CMP B	92	0-2	0xB8	CMPB	CMPB_RIS E	SCR[IER]	SCR[CFR]	Rising Edge
					CMPB_FAL L	SCR[IEF]	SCR[CFF]	Falling Edge
CMP C	91	0-2	0xB6	CMPC	CMPC_RIS E	SCR[IER]	SCR[CFR]	Rising Edge
					CMPC_FAL L	SCR[IEF]	SCR[CFF]	Falling Edge
CMP D	90	0-2	0xB4	CMP D	CMPD_RIS E	SCR[IER]	SCR[CFR]	Rising Edge
					CMPD_FAL L	SCR[IEF]	SCR[CFF]	Falling Edge
FTFA	89	0-2	0xB2	FTFA_CC		FCNFG[CCI E]	FSTAT[CCI F]	Command Complete
FTFA	88	0-2	0xB0	FTFA_RDC OL		FCNFG[RD COLIE]	FSTAT[RDC OLERR]	Access Error
eFlex PWM A	87	0-2	0xAE	eFlexPWMA _CMP0		SM0INTEN[ CMPIE]	SM0STS[C MPF]	Submodule 0 Compare
eFlex PWM A	86	0-2	0xAC	eFlexPWMA _RELOAD0		SM0INTEN[ RIE]	SM0STS[RF ]	Submodule 0 Reload
eFlex PWM A	85	0-2	0xAA	eFlexPWMA _CMP1		SM1INTEN[ CMPIE]	SM1STS[C MPF]	Submodule 1 Compare
eFlex PWM A	84	0-2	0xA8	eFlexPWMA _RELOAD1		SM1INTEN[ RIE]	SM1STS[RF ]	Submodule 1 Reload
eFlex PWM A	83	0-2	0xA6	eFlexPWMA _CMP2		SM2INTEN[ CMPIE]	SM2STS[C MPF]	Submodule 2 Compare
eFlex PWM A	82	0-2	0xA4	eFlexPWMA _RELOAD2		SM2INTEN[ RIE]	SM2STS[RF ]	Submodule 2 Reload

Table continues on the next page...

**Table 3-10. Interrupt Vector Table (continued)**

Peripheral	Vect. #	Priority Level	Vector Base Address	Interrupt	Details	Local Enable	Local Source	Description
eFlex PWM A	81	0-2	0xA2	eFlexPWMA_CMP3		SM3INTEN[CMPIE]	SM3STS[CMPIE]	Submodule 3 Compare
eFlex PWM A	80	0-2	0xA0	eFlexPWMA_CAP		SM0INTEN[CFA1IE], SM0INTEN[CFA0IE], SM0INTEN[CFB1IE], SM0INTEN[CFB0IE], SM0INTEN[CFX1IE], SM0INTEN[CFX0IE], SM1INTEN[CFA1IE], SM1INTEN[CFA0IE], SM1INTEN[CFB1IE], SM1INTEN[CFB0IE], SM1INTEN[CFX1IE], SM1INTEN[CFX0IE], SM2INTEN[CFA1IE], SM2INTEN[CFA0IE], SM2INTEN[CFB1IE], SM2INTEN[CFB0IE], SM2INTEN[CFX1IE], SM2INTEN[CFX0IE], SM3INTEN[CFA1IE], SM3INTEN[CFA0IE], SM3INTEN[CFB1IE], SM3INTEN[CFB0IE], SM3INTEN[CFX1IE], SM3INTEN[CFX0IE]	SM0STS[CF A1], SM0STS[CF A0], SM0STS[CF B1], SM0STS[CF B0], SM0STS[CF X1], SM0STS[CF X0], SM1STS[CF A1], SM1STS[CF B1], SM1STS[CF B0], SM1STS[CF A0], SM1STS[CF X1], SM1STS[CF X0], SM2STS[CF A1], SM2STS[CF A0], SM2STS[CF B1], SM2STS[CF B0], SM2STS[CF X1], SM2STS[CF X0], SM3STS[CF A1], SM3STS[CF A0], SM3STS[CF B1], SM3STS[CF B0], SM3STS[CF X1], SM3STS[CF X0]	Logic Or'ed all Submodule 0-3 Input Captures
eFlex PWM A	79	0-2	0x9E	eFlexPWMA_RELOAD3		SM3INTEN[RIE]	SM3STS[RFI]	Submodule 3 Reload

Table continues on the next page...

**Table 3-10. Interrupt Vector Table (continued)**

Peripheral	Vect. #	Priority Level	Vector Base Address	Interrupt	Details	Local Enable	Local Source	Description
eFlex PWM A	78	0-2	0x9C	eFlexPWMA_RERR		SM0INTEN[REIE], SM1INTEN[REIE], SM2INTEN[REIE], SM3INTEN[REIE]	SM0STS[RE F], SM1STS[RE F], SM2STS[RE F], SM3STS[RE F]	Reload Error
eFlex PWM A	77	0-2	0x9A	eFlexPWMA_FAULT		FCTRL[FIE]	FSTS[FFLAG]	Fault Condition
RESERVED	76	0-2	0x98	RESERVED				
RESERVED	75	0-2	0x96	RESERVED				
RESERVED	74	0-2	0x94	RESERVED				
RESERVED	73	0-2	0x92	RESERVED				
RESERVED	72	0-2	0x90	RESERVED				
RESERVED	71	0-2	0x8E	RESERVED				
RESERVED	70	0-2	0x8C	RESERVED				
RESERVED	69	0-2	0x8A	RESERVED				
RESERVED	68	0-2	0x88	RESERVED				
RESERVED	67	0-2	0x86	RESERVED				
RESERVED	66	0-2	0x84	RESERVED				
RESERVED	65	0-2	0x82	RESERVED				
RESERVED	64	0-2	0x80	RESERVED				
RESERVED	63	0-2	0x7E	RESERVED				
IIC 0	62	0-2	0x7C	IIC0		CR1[IICIE]	SR[IICIF]	Complete 1-byte transfer (TCF), Match of received calling address (IAAS), Arbitration Lost (ARBL), SMBus Timeout (SLTF) Interrupts. Stop detect interrupt for which local enable is CR1[IICIE] and FLT[STOPIE].

Table continues on the next page...

**Table 3-10. Interrupt Vector Table (continued)**

Peripheral	Vect. #	Priority Level	Vector Base Address	Interrupt	Details	Local Enable	Local Source	Description
RESERVED	61	0-2	0x7A	RESERVED				
QSPI 0	60	0-2	0x78	QSPI0_RCV		SCTRL[SPRIE]	SCTRL[SPRF, MODF, OVRF]	Receiver Full
	59	0-2	0x76	QSPI0_XMIT		SPSCR[SPTIE]	SPSCR[SPTIE]	Transmitter Empty
QSPI 1	58	0-2	0x74	QSPI1_RCV		SCTRL[SPRIE]	SCTRL[SPRF, MODF, OVRF]	Receiver Full
	57	0-2	0x72	QSPI1_XMIT		SPSCR[SPTIE]	SPSCR[SPTIE]	Transmitter Empty
RESERVED	56	0-2	0x70	RESERVED				
	55	0-2	0x6E	RESERVED				
QSCI 0	54	0-2	0x6C	QSCI0_TDR E		CTRL1[TEIE]	STAT[[TDR E]	Transmit Data Register Empty
	53	0-2	0x6A	QSCI0_TIDLE		CTRL1[TIIE]	STAT[TIDLE]	Transmitter Idle
	52	0-2	0x68	QSCI0_RCV		CTRL1[RFIE]	STAT[RDRF, OR, RIEF]	Receive Data Register Full / Overrun / Active Edge
	51	0-2	0x66	QSCI0_RER R		CTRL1[REIE]	STAT[OR, NF, FE, PF, LSE]	Receiver Error
QSCI 1	50	0-2	0x64	QSCI1_TDR E		CTRL1[TEIE]	STAT[[TDR E]	Transmit Data Register Empty
	49	0-2	0x62	QSCI1_TIDLE		CTRL1[TIIE]	STAT[TIDLE]	Transmitter Idle
	48	0-2	0x60	QSCI1_RCV		CTRL1[RFIE]	STAT[RDRF, OR, RIEF]	Receive Data Register Full / Overrun / Active Edge
	47	0-2	0x5E	QSCI1_RER R		CTRL1[REIE]	STAT[OR, NF, FE, PF, LSE]	Receiver Error

Table continues on the next page...

**Table 3-10. Interrupt Vector Table (continued)**

Peripheral	Vect. #	Priority Level	Vector Base Address	Interrupt	Details	Local Enable	Local Source	Description
RESERVED	46	0-2	0x5C	RESERVED				
	45	0-2	0x5A	RESERVED				
	44	0-2	0x58	RESERVED				
	43	0-2	0x56	RESERVED				
MSCAN	42	0-2	0x54	WAKEUP		CAN_RIER (WUPIE)	ESR1[WAK_INT]	Wakeup
MSCAN	41	0-2	0x52	RX_WARN		CAN_RIER (RXFIE)	ESR1[RWRN_INT]	Receive Warning
MSCAN	40	0-2	0x50	TX_WARN		CAN_TIER (TXEIE[2:0])	ESR1[TWRN_INT]	Transmit Warning
MSCAN	39	0-2	0x4E	ERROR		CAN_RIER (CSCIE, OVRIE)	ESR1[ERR_INT]	Error
RESERVED	38	0-2	0x4C	RESERVED				
RESERVED	37	0-2	0x4A	RESERVED				
DMA 0	36	0-2	0x48	DMA0		DCR0[EINT]	DSR0[DON E]	DMA 0 Service Req
DMA 1	35	0-2	0x46	DMA1		DCR1[EINT]	DSR1[DON E]	DMA 1 Service Req
DMA 2	34	0-2	0x44	DMA2		DCR2[EINT]	DSR2[DON E]	DMA 2 Service Req
DMA 3	33	0-2	0x42	DMA3		DCR3[EINT]	DSR3[DON E]	DMA 3 Service Req
RESERVED	32	0-2	0x40	RESERVED				

Table continues on the next page...

**Table 3-10. Interrupt Vector Table (continued)**

Peripheral	Vect. #	Priority Level	Vector Base Address	Interrupt	Details	Local Enable	Local Source	Description
ADC, Cyclic	31	0-2	0x3E	ADC_ERR		CTRL1[ZCIE,LLMTIE,H LMTIE]	STAT[ZCIE, LLMT, HLMT]	ADC zero crossing, low limit, and high limit
	30	0-2	0x3C	ADC_CC0		CTRL1[EOSIE0]	STAT[EOSI0]	ADC Conversion Complete, any scan type except Converter B in non_simultaneous parallel scan mode
	29	0-2	0x3A	ADC_CC1		CTRL2[EOSIE1]	STAT[EOSI1]	ADC Conversion Complete, Converter B in non-simultaneous parallel scan mode
TIMER A0	28	0-2	0x38	TMRA_0	TMRA0TCF	SCTRL[TCFIE]	SCTRL[TCFIE]	Timer Compare
					TMRA0TOF	SCTRL[TOFIE]	SCTRL[TOFIE]	Timer Overflow
					TMRA0IEF	SCTRL[IEFIE]	SCTRL[IEFIE]	Input Edge Flag
					TMRA0TCF1	CSCTRL[TCF1EN]	CSCTRL[TCF1]	Timer Compare Flag 1
					TMRA0TCF2	CSCTRL[TCF2EN]	CSCTRL[TCF2]	Timer Compare Flag 2
TIMER A1	27	0-2	0x36	TMRA_1	TMRA1TCF	SCTRL[TCFIE]	SCTRL[TCFIE]	Timer Compare
					TMRA1TOF	SCTRL[TOFIE]	SCTRL[TOFIE]	Timer Overflow
					TMRA1IEF	SCTRL[IEFIE]	SCTRL[IEFIE]	Input Edge Flag
					TMRA1TCF1	CSCTRL[TCF1EN]	CSCTRL[TCF1]	Timer Compare Flag 1
					TMRA1TCF2	CSCTRL[TCF2EN]	CSCTRL[TCF2]	Timer Compare Flag 2

Table continues on the next page...

**Table 3-10. Interrupt Vector Table (continued)**

Peripheral	Vect. #	Priority Level	Vector Base Address	Interrupt	Details	Local Enable	Local Source	Description
TIMER A2	26	0-2	0x34	TMRA_2	TMRA2TCF	SCTRL[TCFIE]	SCTRL[TCFIE]	Timer Compare
					TMRA2TOF	SCTRL[TOFIE]	SCTRL[TOF]	Timer Overflow
					TMRA2IEF	SCTRL[IEFIE]	SCTRL[IEF]	Input Edge Flag
					TMRA2TCF1	CSCTRL[TCF1EN]	CSCTRL[TCF1]	Timer Compare Flag 1
					TMRA2TCF2	CSCTRL[TCF2EN]	CSCTRL[TCF2]	Timer Compare Flag 2
TIMER A3	25	0-2	0x32	TMRA_3	TMRA3TCF	SCTRL[TCFIE]	SCTRL[TCFIE]	Timer Compare
					TMRA3TOF	SCTRL[TOFIE]	SCTRL[TOF]	Timer Overflow
					TMRA3IEF	SCTRL[IEFIE]	SCTRL[IEF]	Input Edge Flag
					TMRA3TCF1	CSCTRL[TCF1EN]	CSCTRL[TCF1]	Timer Compare Flag 1
					TMRA3TCF2	CSCTRL[TCF2EN]	CSCTRL[TCF2]	Timer Compare Flag 2
RESERVED	24	0-2	0x30	RESERVED				
RESERVED	23	0-2	0x2E	RESERVED				
RESERVED	22	0-2	0x2C	RESERVED				
RESERVED	21	0-2	0x2A	RESERVED				
OCCS	20	1-3	0x28	OCCS	OCCSLOLI1	CTRL[PLLIE1]	STAT[LCK1]	PLL Loss of Lock 1
					OCCSLOLI0	CTRL[PLLIE0]	STAT[LCK0]	PLL Loss of Lock 0
					OCCSLOCI	CTRL[LOCI]	STAT[LOCI]	PLL Loss of Reference Clock
PwrSupv	19	1-3	0x26	LVI1		CTRL[IOLVIE, CLVIE]	STAT[IOLVS, CLVS]	Low Voltage Interrupt
XBARA	18	1-3	0x24	XBARA		CTRL0[IEN0] CTRL0[IEN1] CTRL1[IEN0] CTRL1[IEN1]	CTRL0[STS0] CTRL0[STS1] CTRL1[STS0] CTRL1[STS1]	Crossbar Interrupt

Table continues on the next page...

**Table 3-10. Interrupt Vector Table (continued)**

Peripheral	Vect. #	Priority Level	Vector Base Address	Interrupt	Details	Local Enable	Local Source	Description
Core	17	0	0x22	SWI0		N/A	N/A	SW Interrupt 0
Core	16	1	0x20	SWI1		N/A	N/A	SW Interrupt 1
Core	15	2	0x1E	SWI2		N/A	N/A	SW Interrupt 2
RESERVED	14	1-3	0x1C	RESERVED				
RESERVED	13	1-3	0x1A	RESERVED				
RESERVED	12	1-3	0x18	RESERVED				
Core	11	1-3	0x16	BUS_ERR		MCM_CFIER[ECFEI]	Core	Bus Error Interrupt
Core	10	1-3	0x14	RX_REG		IPR0[RX_REG]	Core	EOnCE Receive Register Full
Core	9	1-3	0x12	TX_REG		IPR0[TX_REG]	Core	EOnCE Transmit Register Empty
Core	8	1-3	0x10	TRBUF		IPR0[TRBUF]	Core	EOnCE Trace Buffer Interrupt
Core	7	1-3	0x0E	BKPT		IPR0[BKPT_U]	Core	EOnCE Breakpoint Unit
Core	6	1-3	0x0C	STPCNT		IPR0[STPCNT]	Core	EOnCE Step Counter Interrupt
Core	5	3	0x0A	MISALIGNED		N/A	Core	Misaligned Data Access
Core	4	3	0x08	OVERFLOW		N/A	Core	Hardware Stack Overflow
Core	3	3	0x06	SWI3		N/A	Core	SW Interrupt 3
Core	2	3	0x04	ILLEGAL-OP		N/A	Core	Illegal Instruction
Core	1		0x02	COP_RESET				Reserved for COP Reset Overlay
Core	0		0x00	HW_RESET				Reserved for Reset Overlay



### 3.3.5 DMA Controller Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.




Figure 3-6. DMA Controller configuration

Table 3-11. Reference links to related information

Topic	Related module	Reference
Full description	DMA controller	<a href="#">DMA controller</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
Requests		<a href="#">DMA channel assignments</a>

#### 3.3.5.1 DMA channel assignments

The following table identifies the DMA channel assignments.

Table 3-12. DMA Channel Assignment

Channel Input	Channel 0		Channel 1		Channel 2		Channel 3	
	Signal	Description	Signal	Description	Signal	Description	Signal	Description
0	SCI0_TE	SCI0 Transmitter Empty	SCI1_TE	SCI1 Transmitter Empty	SCI1_TE	SCI1 Transmitter Empty	SCI0_TE	SCI0 Transmitter Empty
1	SCI1_RF	SCI1 Receiver Full	SCI0_RF	SCI0 Receiver Full	SCI0_RF	SCI0 Receiver Full	SCI1_RF	SCI21Receiver Full
2	SPI0_RF	SPI0 Receiver Full	SPI0_TE	SPI0 Transmitter Empty	SPI0_RF	SPI0 Receiver Full	SPI0_TE	SPI0 Transmitter Empty


Table continues on the next page...

**Table 3-12. DMA Channel Assignment (continued)**

Channel Input	Channel 0		Channel 1		Channel 2		Channel 3	
	Signal	Description	Signal	Description	Signal	Description	Signal	Description
3	SPI1_TE	SPI1 Transmitter Empty	SPI1_RF	SPI1 Receiver Full	SPI1_TE	SPI1 Transmitter Empty	SPI1_RF	SPI1 Receiver Full
4	IIC_ipd_Req	IIC DMA Req	IIC_ipd_Req	IIC DMA Req	IIC_ipd_Req	IIC DMA Req	IIC_ipd_Req	IIC DMA Req
5	TMRA0_CP	TMRA0 Capture	TMRA1_CP	TMRA1 Capture	TMRA2_CP	TMRA2 Capture	TMRA3_CP	TMRA3 Capture
6	TMRA0_CM PLD1   TMRA1_CM P2	TMRA0 Compare1 or TMRA1 Compare2	TMRA0_CM PLD2   TMRA1_CM P1	TMRA0 Compare2 or TMRA1 Compare1	TMRA2_CM PLD1   TMRA3_CM P2	TMRA2 Compare1 or TMRA3 Compare2	TMRA2_CM PLD2   TMRA3_CM P1	TMRA2 Compare2 or TMRA3 Compare1
7	Reserved		Reserved		Reserved		Reserved	
8	Reserved		Reserved		Reserved		Reserved	
9	PWM3_CP	Submodule 3 Capture DMA Req	PWM2_CP	Submodule 2 Capture DMA Req	PWM1_CP	Submodule 1 Capture DMA Req	PWM0_CP	Submodule 0 Capture DMA Req
10	PWM0_WR	SubModule0 Value write DMA Req	PWM1_WR	SubModule1 Value write DMA Req	PWM2_WR	SubModule2 Value write DMA Req	PWM3_WR	SubModule3 Value write DMA Req
11	DACB_FIFO (8 deep)	12bit DACB FIFO Water Mark	DACA_FIFO (8 deep)	12bit DACA FIFO Water Mark	DACB_FIFO (8 deep)	12bit DACB FIFO Water Mark	DACA_FIFO (8 deep)	12bit DACA FIFO Water Mark
12	ADCA_ES (Cyclic)	ADCA End of Scan	ADCA_ES (Cyclic)	ADCA End of Scan	ADCA_ES (Cyclic)	ADCA End of Scan	ADCA_ES (Cyclic)	ADCA End of Scan
13	ADCB_ES (Cyclic)	ADCB End of Scan	ADCB_ES (Cyclic)	ADCB End of Scan	ADCB_ES (Cyclic)	ADCB End of Scan	ADCB_ES (Cyclic)	ADCB End of Scan
14	Reserved		Reserved		Reserved		Reserved	
15	XBAR_DSC 0	XBAR DMA Req 0	XBAR_DSC 1	XBAR DMA Req 1	XBAR_DSC 2	XBAR DMA Req 2	XBAR_DSC 3	XBAR DMA Req 3

### 3.3.6 Power Management Controller (PMC) Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.



**Figure 3-7. PMC configuration**
**Table 3-13. Reference links to related information**

Topic	Related module	Reference
Full description	PMC	<a href="#">PMC</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>

## 3.4 Clock Modules

### 3.4.1 On-Chip Clock Synthesis (OCCS) Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.



**Figure 3-8. OCCS configuration**


**Table 3-14. Reference links to related information**

Topic	Related module	Reference
Full description	On-Chip Clock Synthesis (OCCS)	<a href="#">OCCS</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>

## 3.5 Memories and Memory Interfaces

### 3.5.1 Flash Memory Controller (FMC) Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.




**Figure 3-9. Flash memory controller configuration**

**Table 3-15. Reference links to related information**

Topic	Related module	Reference
Full description	Flash memory controller	<a href="#">Flash memory controller</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Transfers	Flash memory	<a href="#">Flash memory</a>

### 3.5.2 Flash Memory Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.



**Figure 3-10. Flash memory configuration**

**Table 3-16. Reference links to related information**

Topic	Related module	Reference
Full description	Flash memory	<a href="#">Flash memory module (FTFA)</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>


### 3.5.2.1 FTFL\_FOPT Register

The flash memory's FTFL\_FOPT register allows the user to customize the operation of the MCU at boot time. See [FOPT boot options](#) for details of its definition.

## 3.6 Security and Integrity

### 3.6.1 Windowed Computer Operating Properly (WCOP) Module Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.



**Figure 3-11. WCOP configuration**

**Table 3-17. Reference links to related information**

Topic	Related module	Reference
Full description	Windowed Computer Operating Properly (WCOP) module	<a href="#">WCOP</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
System Integration Module (SIM)	SIM's RSTAT register	<a href="#">SIM</a>

### 3.6.1.1 WCOP low power clocks

The COP\_CTRL[CLKSEL] bitfield selects among the options for the clock source of the WCOP module's counter. For each value of the bitfield, the following table correlates between the module-level and chip-level names of the clock options.


**Table 3-18. COP counter clock selection**

COP_CTRL[CLKSEL] value	COP clock name	Chip clock
00b	ROSC	ROSC_8M (8 MHz ROSC)
01b	COSC	XTAL_OSC (XOSC clock)
10b	Bus clock	Bus clock <sup>1</sup>
11b	Low speed oscillator	ROSC_200K (200 kHz ROSC)

1. Do not select the bus clock to clock the counter if the application requires the WCOP to wake the device from stop mode.

### 3.6.2 External Watchdog Monitor (EWM) Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.



**Figure 3-12. External Watchdog Monitor configuration**

**Table 3-19. Reference links to related information**

Topic	Related module	Reference
Full description	External Watchdog Monitor (EWM)	<a href="#">EWM</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
Signal multiplexing	SIM's GPS registers	<a href="#">Signal multiplexing</a>

### 3.6.2.1 EWM low power clocks

The EWM\_CLKCTRL[CLKSEL] bitfield selects among the options for the EWM's low power clock source. For each value of the bitfield, the following table correlates between the module-level and chip-level names of the clock options.

**Table 3-20. EWM counter clock selection**

EWM_CLKCTRL[CLKSEL] value	EWM clock name	Chip clock
00b	lpo_clk[0]	ROSC_8M (8 MHz ROSC)
01b	lpo_clk[1]	XTAL_OSC (XOSC clock)
10b	lpo_clk[2]	Bus clock
11b	lpo_clk[3]	ROSC_200K (200 kHz ROSC)

### 3.6.2.2 $\overline{\text{EWM\_OUT}}$ pin state in Low Power Modes

During Wait and Stop modes, the  $\overline{\text{EWM\_OUT}}$  pin enters a high-impedance state. A user has the option to control the logic state of the pin using an external pull device or by configuring the internal pull device. When the CPU enters a Run mode from Wait or Stop recovery, the pin resumes the state it had prior to the entry to Wait or Stop mode.

### 3.6.2.3 EWM\_IN signal

The EWM\_IN signal is available via the XBARA module's XBAR\_OUT40 output.

## 3.6.3 Cyclic Redundancy Check (CRC) Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.






Figure 3-13. CRC configuration

Table 3-21. Reference links to related information

Topic	Related module	Reference
Full description	CRC	<a href="#">CRC</a>
System memory map		<a href="#">System memory map</a>
Power management		<a href="#">Power management</a>

### 3.7 Analog

#### 3.7.1 Cyclic Analog-to-Digital Converter (ADC) Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.




Figure 3-14. Cyclic ADC configuration

Table 3-22. Reference links to related information

Topic	Related module	Reference
Full description	12-bit Cyclic ADC	<a href="#">Cyclic ADC</a>
System memory map		<a href="#">System memory map</a>

Table continues on the next page...

**Table 3-22. Reference links to related information (continued)**

Topic	Related module	Reference
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
Signal multiplexing	SIM's GPS registers	<a href="#">Signal multiplexing</a>

### 3.7.1.1 Cyclic ADC Instantiation

The cyclic ADC module's mnemonic is ADC12. It is a dual ADC. The signals of its first ADC are labeled A, as in ANA, ADCA, VREFLA, and VREFHA. The signals of its second ADC are labeled B, as in ANB, ADCB, VREFLB, and VREFHB.

### 3.7.1.2 Cyclic ADC SYNC Signal Connections

The XBARA module's outputs XBAR\_OUT12 and XBAR\_OUT13 are connected to ADC's SYNC inputs.

### 3.7.1.3 Cyclic ADC and PWM Connections

Within the chip, the cyclic ADC has internal connections for PWM control.

**Table 3-23. Cyclic ADC and PWM Connections**

Cyclic ADC Outputs	PWM Inputs
an0_pwm	PWMA0_EXTB
an1_pwm	PWMA1_EXTB
an2_pwm	PWMA2_EXTB
an3_pwm	PWMA3_EXTB

## 3.7.2 Comparator (CMP) Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.




Figure 3-15. CMP Configuration

Table 3-24. Reference links to related information

Topic	Related module	Reference
Full description	Comparator (CMP)	<a href="#">Comparator</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
Signal multiplexing	SIM's GPS registers	<a href="#">Signal multiplexing</a>

### 3.7.2.1 Comparator Channel Assignments

Table 3-25. Comparator Channel Assignments

Module	Comparator/Mux Channel	Source
CMPA	Channel 7	6-bit DAC (CMPA)
	Channel 6	12-bit DACB
	Channel 5	GPIOC6
	Channel 4	12-bit DACA
	Channel 3	GPIOA0
	Channel 2	GPIOA3
	Channel 1	GPIOA2
	Channel 0	GPIOA1
CMPB	Channel 7	6-bit DAC (CMPB)
	Channel 6	12-bit DACB
	Channel 5	GPIOC6
	Channel 4	12-bit DACA
	Channel 3	GPIOB0
	Channel 2	GPIOB7
	Channel 1	GPIOB6
	Channel 0	GPIOB1

Table continues on the next page...

**Table 3-25. Comparator Channel Assignments (continued)**


Module	Comparator/Mux Channel	Source
CMPC	Channel 7	6-bit DAC (CMPC)
	Channel 6	12-bit DACB
	Channel 5	GPIOC6
	Channel 4	12-bit DACA
	Channel 3	GPIOB2
	Channel 2	GPIOB5
	Channel 1	GPIOB4
	Channel 0	GPIOB3
CMPD	Channel 7	6-bit DAC (CMPD)
	Channel 6	12-bit DACB
	Channel 5	GPIOC6
	Channel 4	12-bit DACA
	Channel 3	GPIOA7
	Channel 2	GPIOA6
	Channel 1	GPIOA5
	Channel0	GPIOA4

### 3.7.2.2 CMP voltage references

The 6-bit DAC sub-block supports selection of two references. For this device, both the Vin1 input and the Vin2 input are connected to a separate VDD at the package level.

### 3.7.3 12-bit Digital-to-Analog Converter (DAC) Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.



**Figure 3-16. 12-bit DAC Configuration**


**Table 3-26. Reference links to related information**

Topic	Related module	Reference
Full description	12-bit DAC	<a href="#">12-bit DAC</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
Signal multiplexing	SIM's GPS registers	<a href="#">Signal multiplexing</a>

## 3.8 Timers and PWM

### 3.8.1 PWM Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.




**Figure 3-17. PWM Configuration**

**Table 3-27. Reference links to related information**

Topic	Related module	Reference
Full description	PWM	<a href="#">PWM</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
Signal multiplexing	SIM's GPS registers	<a href="#">Signal multiplexing</a>

### 3.8.2 PIT Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.



**Figure 3-18. PIT configuration**

**Table 3-28. Reference links to related information**

Topic	Related module	Reference
Full description	PIT	<a href="#">PIT</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>

*Table continues on the next page...*

**Table 3-28. Reference links to related information (continued)**

Topic	Related module	Reference
Power management		<a href="#">Power management</a>
Signal multiplexing	SIM's GPS registers	<a href="#">Signal multiplexing</a>

### 3.8.2.1 PIT instances

This device has two identical instances of the PIT module.

### 3.8.2.2 PIT low power clocks

Each PIT module's CTRL[CLKSEL] bitfield selects among the options for that PIT's counter clock source. For each value of the bitfield, the following table correlates between the module-level and chip-level names of the clock options.

**Table 3-29. PIT counter clock selection**


PITx_CTRL[CLKSEL] value	PIT clock name	Chip clock
00b	IPBus clock	BUS_CLK
01b	Alternate clock 1	XTAL_OSC (XOSC clock)
10b	Alternate clock 2	ROSC_8M (8 MHz ROSC)
11b	Alternate clock 3	ROSC_200K (200 kHz ROSC)

### 3.8.2.3 PIT master/slave selection

Either PIT0 or PIT1 can be the master of the other PIT module instance. Use the SIM's MISC0[PIT\_MSTR] bit to select between the two master/slave configurations. The master PIT module instance generates the count\_enable signal to synchronize both instances of the PIT.

## 3.8.3 TMR Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.



**Figure 3-19. TMR Configuration**

**Table 3-30. Reference links to related information**

Topic	Related module	Reference
Full description	TMR	<a href="#">TMR</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
Signal multiplexing	SIM's GPS registers	<a href="#">Signal multiplexing</a>

### 3.8.3.1 TMR clock source multiplier option

The timer receives the IP bus clock at either a 1x or 2x rate, which can be selected in the SIM\_PCR register.

## 3.9 Communication interfaces

### 3.9.1 CAN Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module's dedicated chapter.






Figure 3-20. CAN configuration

Table 3-31. Reference links to related information

Topic	Related module	Reference
Full description	CAN	<a href="#">CAN</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
Signal multiplexing	SIM's GPS registers	<a href="#">Signal multiplexing</a>

### 3.9.1.1 MSCAN glitch filter

This chip supports wakeup from the MSCAN module's Stop and Sleep mode through a CAN wakeup interrupt. A pulse lower than  $1.5\mu\text{s}$  does not wakeup MSCAN and a pulse higher than or equal to  $5\mu\text{s}$  must wakeup MSCAN in all possible scenarios. Any pulse between  $1.5\mu\text{s}$  and  $5\mu\text{s}$  may or may not wakeup the MSCAN. The MSCAN glitch filter is designed not to violate this under any circumstances. [Table 3-32](#) shows MSCAN wakeup time specifications for the chip. The following two modes of operations are possible.

- ROSC powerdown mode** - If MSCAN is in stop mode and 8MHz Relaxation Oscillator is in powerdown mode the oscillator wakes up first and then the MSCAN glitch filter operation start.
- ROSC run mode** - If MSCAN is in stop mode and 8MHz Relaxation Oscillator is in not in powerdown mode the MSCAN glitch filter operation starts immediately.

Table 3-32. MSCAN wakeup time specifications


Mode of operation	Worst case	Best case
ROSC powerdown mode	4834.38 ns	3978.13 ns
ROSC run mode	4414.38 ns	3698.13 ns

**NOTE**

- MSCAN glitch filter operation is not supported in VLPx mode.
- MSCAN glitch filter functionality is not supported in the standby operation of ROSC.
- Worst case is calculated by taking -3% deviation from 8MHz ROSC whereas, best case is calculated by taking +5% deviation from 8MHz ROSC even though specification of ROSC is +/-1.5% on untrimmed part.
- Worst case time from powerup to stable clock output of ROSC is taken as 700ns and best case as 280ns. However, typical time is 500ns.

### 3.9.2 Serial Peripheral Interface (SPI) Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.



**Figure 3-21. SPI configuration**

**Table 3-33. Reference links to related information**

Topic	Related module	Reference
Full description	SPI	<a href="#">SPI</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
Signal multiplexing	SIM's GPS registers	<a href="#">Signal multiplexing</a>

### 3.9.3 Inter-Integrated Circuit (I2C) Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.




Figure 3-22. I2C configuration

Table 3-34. Reference links to related information

Topic	Related module	Reference
Full description	I <sup>2</sup> C	<a href="#">I2C</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
Signal multiplexing	SIM's GPS registers	<a href="#">Signal multiplexing</a>

#### 3.9.3.1 I2C module address matching to wake the device from stop mode

When the I2C module is configured as slave and the device enters stop mode, the I2C module cannot wake the device from stop mode if the I2C receives two or more non-matching addresses before it receives the matching address.

Options for working around this situation include the following:

- When operating as an I2C slave and in stop mode: Ensure that the external I2C master sends a matching address to wake the slave before it sends any transaction to other I2C slaves. The user must also ensure that the device does not return to stop mode until after all packets to non-matching addresses have been sent.
- Before receiving I2C packets, use a pin interrupt (any pin, whether or not that pin is being used by the active I2C module) to wake the device.


**NOTE**

If you use the SDA or SCL pin that the active I2C module is using, the device will wake on every I2C transaction on the bus.

- Use wait mode instead of stop mode.

### 3.9.4 SCI Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.



**Figure 3-23. SCI Configuration**

**Table 3-35. Reference links to related information**

Topic	Related module	Reference
Full description	SCI	<a href="#">SCI</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
Signal multiplexing	SIM's GPS registers	<a href="#">Signal multiplexing</a>

## 3.10 Human-machine interfaces (HMI)

### 3.10.1 GPIO Configuration

This section summarizes how the module has been configured in the chip. For a comprehensive description of the module itself, see the module’s dedicated chapter.




Figure 3-24. GPIO configuration

Table 3-36. Reference links to related information

Topic	Related module	Reference
Full description	GPIO	<a href="#">Parallel Input/Output Control</a>
System memory map		<a href="#">System memory map</a>
Clocking		<a href="#">Clock Distribution</a>
Power management		<a href="#">Power management</a>
Signal multiplexing	SIM's GPS registers	<a href="#">Signal multiplexing</a>

### 3.10.1.1 GPIO Port D[4:0] configuration

By default, pins 0-4 of GPIO port D are configured differently from other GPIO port pins. These five pins have specific purposes:

- The GPIOD4 pin acts as the RESETB input by default.
- The GPIOD3 pin acts as the TMS input by default.
- The GPIOD2 pin acts as the TCK input by default.
- The GPIOD1 pin acts as the TDO output by default.
- The GPIOD0 pin acts as the TDI input by default.

The following table shows these pins' default configuration at reset. The shaded rows show the values that differ from the reset value of other GPIO port pins.

Table 3-37. GPIOD[4:0] default configuration: register bitfield settings at reset

GPIO Pin	PER[PE]	DRIVE[DRIVE]	SRE[SRE]	PUR[PU]	PUS[PUS]
D4	1	0	1	1	1
D3	1	1	0	1	1
D2	1	0	1	1	0
D1	1	1	0	0	1
D0	1	0	1	1	1

To summarize the default settings for these pins:

- GPIOD[4:0] are configured for peripheral mode.
- GPIOD3 and GPIOD1 are configured for the highest drive strength to enable faster JTAG transactions through the TDO and TMS pins.
- GPIOD[4:2] and GPIO0 each has an internal pulldown resistor enabled.

### 3.10.1.2 GPIO unbonded pads

Unbonded pads, which are not bonded out to a pin in a particular package, have an automatically disabled pull circuit and input buffer.

# Chapter 4

## Memory Map

### 4.1 Introduction

This device contains various memories and memory-mapped peripherals which are located in one contiguous memory space.

### 4.2 Program/Data Memory Maps

The DSC core processor is word addressed for the program memory space where a word is 16 bits. Separate memory maps are supported for program space accessed by the Program Data Bus (PDB) and for data space accessed by the primary and secondary data bus (XDB1, XDB2).

#### NOTE

Both [Table 4-1](#) and [Table 4-2](#) include:

- Primary program/data flash
- Program/data RAM

Each of these memories consists of a single physical flash memory that is mirrored across the program and data memory maps.

**Table 4-1. Program Memory Map- (Used by core PDB)**

Range	Size (Words)	Use
0x00_0000–0x00_7FFF	32KW	Primary program/data flash
0x00_8000–0x00_EFFF	28W	Reserved
0x00_F000–0x00_FFFF	4KW	Program/data RAM
0x01_0000–0x1F_FFFF	1984KW	Reserved

**Table 4-2. Data Memory Map- (Used by core XDB1, XDB2)**

Range	Size (Words)	Use
0x00_0000–0x00_0FFF	4KW	Program/data RAM
0x00_1000–0x00_3FFF	12KW	Reserved
0x00_4000–0x00_BFFF	32KW	Primary program/data flash
0x00_C000–0x00_DFFF	8KW	Core and system peripherals
0x00_E000–0x00_FFFF	8KW	Slave peripherals
0x01_0000–0x01_FFFF	64KW	Reserved
0x02_0000–0x03_FFFF	128KW	Reserved
0x04_0000–0x07_FFFF	256KW	Reserved
0x08_0000–0xFF_FEFF	15.5MW	Reserved
0xFF_FF00–0xFF_FFFF	128W	EOnCE registers

Flash is mapped into data memory space from 0x00\_4000 to 0x00\_BFFF. Access of data flash is 25 MHz.

### 4.3 Core and System Peripheral Memory Map

The core and system peripheral memory map is the portion of the data-space memory map assigned to core and system peripherals.

**Table 4-3. Memory Map for On-Platform Peripherals**

Peripheral	Base Address (in words)	Size (in words)
Core Configuration MCM	0x00_c000	512w
Reserved	0x00_c200	512w
Reserved	0x00_c400	512w
Reserved	0x00_c600	512w
DMA	0x00_c800	512w
Reserved	0x00_ca00	512w
Reserved	0x00_cc00	512w
Reserved	0x00_ce00	512w
Reserved	0x00_d000	512w
Reserved	0x00_d200	512w
Reserved	0x00_d400	512w
Reserved	0x00_d600	512w
Reserved	0x00_d800	512w
Reserved	0x00_da00	512w
Reserved	0x00_dc00	512w
Memory Controllers	0x00_de00	512w



## 4.4 Slave Peripheral Memory Map

The slave peripheral memory map is the portion of the data-space memory map assigned to slave peripherals.

**Table 4-4. Memory Map for Slave Peripherals**

Peripheral	Instance Name	Base Address (in words)	Size (in words)
12-bit DAC	DACA	0x00_e000	16
12-bit DAC	DACB	0x00_e010	16
Comparator (with 6-bit reference DAC)	CMPA	0x00_e020	8
Comparator (with 6-bit reference DAC)	CMPB	0x00_e028	8
Comparator (with 6-bit reference DAC)	CMPC	0x00_e030	8
Comparator (with 6-bit reference DAC)	CMPD	0x00_e038	8
Reserved		0x00_e040	64
Queued Serial Communications Interface module	QSCI0	0x00_e080	16
Queued Serial Communications Interface module	QSCI1	0x00_e090	16
Reserved		0x00_e0a0	16
Queued Serial Peripheral Interface module	QSPI0	0x00_e0b0	16
Queued Serial Peripheral Interface module	QSPI1	0x00_e0c0	16
Reserved		0x00_e0d0	16
Inter-Integrated Circuit module	IIC0	0x00_e0e0	16
Reserved		0x00_e0f0	16
Programmable Interval Timer	PIT0	0x00_e100	16
Programmable Interval Timer	PIT1	0x00_e110	16
Reserved		0x00_e120	32
General Purpose Timer	TMRA0	0x00_e140	16
General Purpose Timer	TMRA1	0x00_e150	16
General Purpose Timer	TMRA2	0x00_e160	16
General Purpose Timer	TMRA3	0x00_e170	16
Reserved		0x00_e180	64
Cyclical Redundancy Check	CRC	0x00_e1c0	16
Reserved		0x00_e1d0	48
General Purpose I/O	GPIOA	0x00_e200	16
General Purpose I/O	GPIOB	0x00_e210	16
General Purpose I/O	GPIOC	0x00_e220	16
General Purpose I/O	GPIOD	0x00_e230	16
General Purpose I/O	GPIOE	0x00_e240	16
General Purpose I/O	GPIOF	0x00_e250	16

Table continues on the next page...

**Table 4-4. Memory Map for Slave Peripherals (continued)**

Peripheral	Instance Name	Base Address (in words)	Size (in words)
Reserved		0x00_e260	64
Power Management Controller	PMC	0x00_e2a0	16
On-chip Clock Control System	OCCS	0x00_e2b0	16
Reserved		0x00_e2c0	64
Interrupt Controller	INTC	0x00_e300	32
Windowed Computer Operating Properly	WCOP	0x00_e320	16
External Watchdog Monitor	EWM	0x00_e330	16
Inter-Peripheral Crossbar Switch	XBAR_A	0x00_e340	32
Inter-Peripheral Crossbar Switch: AOI Input	XBAR_B	0x00_e360	32
Crossbar AOI Module	XBAR_AOI	0x00_e380	32
Reserved		0x00_e3a0	32
Flash Memory interface	FTFA	0x00_e3c0	16
System Integration Module	SIM	0x00_e400	256
12-bit Cyclic ADC	ADC_CYC	0x00_e500	64
Reserved		0x00_e540	196
Pulse Width Modulator with nano-edge placement	PWMA	0x00_e600	256
MSCAN	CAN	0x00_e700	256
Reserved		0x00_e800	2048
Reserved		0x00_F000	4096

# Chapter 5

## Clock Distribution

### 5.1 Overview

Clock generation is performed by two modules, the OCCS and SIM. The OCCS encapsulates all on-chip oscillators and a PLL. Its role is to provide to the SIM a master clock (MSTR\_2X) running at two times the system rate. The OCCS's internal oscillators are also output to the WCOP, EWM and PIT modules for use as secondary clock sources.

The SIM supplies the MSTR\_2X clock directly to high-speed (2x) clock applications and divides it by two to generate normal-rate system and peripheral clocks.

The on-chip oscillators internal to the OCCS module are:

- 8 MHz relaxation oscillator
- 200 kHz internal oscillator
- 8 MHz to 16 MHz crystal oscillator
- Phase lock loop (PLL)

### 5.2 Features

Following are the key features of chip clocking:

- Maximum frequency of operation for core is 100 MHz.
- PLL input reference range from 8 MHz – 50 MHz with a maximum VCO output of 400 MHz
- Programmable system clock divider to generate various range of system clocks
- Glitch free muxes for smooth transition of system clock source during system operation
- Clock gating cells for low-power applications
- Default booting with 8 MHz Relaxation oscillator
- Dual speed mode support with variable core:bus frequency ratio (2:1 or 1:1).

## 5.3 Clock definitions

The OCCS is the primary clock generation module and interfaces with the SIM. The SIM outputs system and peripheral clocks that are consumed by the various system-level modules and peripherals for which they are intended.

Clock	Definition
ROSC_8M	Relaxation oscillator 8 MHz clock in the OCCS module.
ROSC_200K	Relaxation oscillator 200 kHz clock in the OCCS module.
XTAL_OSC	Crystal oscillator clock in the OCCS module.
MSTR_2X	Master clock output by the OCCS to the SIM. The SIM uses it to generate clocks to the core and peripherals.
CPU_CLK	System rate clock used by the DSC core; gated in low power modes and for core stalls. Its frequency is MSTR_2X divided by two.
BUS_CLK	Normal rate peripheral clock: MSTR_2X divided by two. The SIM provides user control of individual peripheral clock operation in wait and stop modes. By default, peripheral clocks are off until they are enabled. Then they operate only in run and wait mode unless they are specifically enabled to run in stop mode as well.
2X_BUS_CLK	Two times the frequency of BUS_CLK.
SYS_CLK	System rate clock used by system modules closely associated with the DSC core. Its frequency is MSTR_2X divided by two.
2X_SYS_CLK	Can be used to clock the system RAM and RAM controller. Its frequency is the same as MSTR_2X.
DIV2_SYS_CLK	Can be used to clock flash memory and MGRAM in normal mode.
DIV4_SYS_CLK	Can be used to clock flash memory and MGRAM in fast mode.
FTFA_OSC	Internal 25 MHz clock of the flash memory (FTFA) module that is used for program/erase.
TCK	System rate clock used by DSC core for EOnCE operations and enabled only in debug mode.

## 5.4 Dual speed clock modes

Following are the clocking modes.

1. **Normal mode:** In this mode core:system:bus frequency ratio is maintained at 1:1:1 (each 50 MHz max).
2. **Fast mode:** In this mode core:system:bus frequency ratio is maintained at 2:2:1 (maximum core frequency is 100 MHz).

### 5.4.1 Sequence involving Run mode switching

The run mode switching must follow a sequence; the violation of the sequence may cause the flash access clock frequency exceeding the specifications defined, which is maximum 25 MHz.

- **Normal mode to fast mode switching sequence**
  - a. Set FAST\_MODE bit in Miscellaneous Register 0 (MISC0) in SIM to set ratio of core and bus to 2:1.
  - b. Issue a software reset by writing 1 to SWR bit in SIM\_RSTAT register.
  - c. Core clock frequency can be increased beyond 50 MHz by updating PLL clock output.
- **Fast mode to normal mode switching sequence**
  - a. Core clock frequency must be reduced to below 50 MHz by updating PLL clock output.
  - b. Clear FAST\_MODE bit in Miscellaneous Register 0 (MISC0) in SIM set ratio of core and bus to 1:1.
  - c. Issue a software reset by writing 1 to SWR bit in SIM\_RSTAT register.

### 5.4.2 Enabling Nanoedge placement in PWM

To use Nanoedge placement in PWM, it is necessary to configure PLL VCO output at 400 MHz/320 MHz.

#### Use Case I: 50 MHz/40 MHz CPU

- Set OCCS\_DIVBY[PWM\_DIV2] to 1. Set SIM\_PCR[PWM] to 1
- Set OCCS\_DIVBY[COD] to 1, to indicate clock divide by 2. Set the relevant channel in SIM\_PCE3 to enable the clocking.
- Now lock PLL VCO at 400 MHz or 320 MHz

#### Use Case II: 100 MHz CPU/80 MHz CPU

- At first reset CPU comes out of reset - Do not lock PLL, and set FAST Mode bit
- Issue software reset by writing 1 to SWR Register in SIM\_RSTAT register
- Set OCCS\_DIVBY[PWM\_DIV2] 1. Set SIM\_PCR[PWM] to 1. Set the relevant channel in SIM\_PCE3 to enable the clocking.
- Now Lock the PLL at 400 MHz VCO or 320 MHz VCO

## 5.5 System clock source configuration

The following table identifies the possible combinations of clock sources for the system clock. By default, the chip boots with the 8 MHz internal Relaxation Oscillator. After boot, the user can follow the configuration steps in the table to use another clock source.

At the end of each set of configuration steps, the user can change the COD, if desired.

**Table 5-1. System clock source configuration**

Clock Source	Maximum Frequency	Configuration Steps
8 MHz Relaxation Oscillator (ROSC_8M)	8 MHz	Default
200 kHz Relaxation Oscillator (ROSC_200K)	200 kHz	<ol style="list-style-type: none"> <li>1. Select the 200 kHz oscillator (PRECS=10b).</li> <li>2. Wait 6 NOPs for resynchronization.</li> <li>3. The relaxation oscillator can optionally be powered down (ROPD=1).</li> </ol>
External Clock Source	50 MHz	<ol style="list-style-type: none"> <li>1. Enable the clock source (CLKIN0/CLKIN1) in the GPIO and SIM.</li> <li>2. Select CLKIN as the source clock (PRECS=01b, EXT_SEL=1).</li> <li>3. Wait 6 NOPs for the synchronizing circuit to change clocks.</li> <li>4. The relaxation oscillator can optionally be powered down (ROPD=1).</li> </ol>
PLL with internal 8 MHz reference	200/400 MHz	<ol style="list-style-type: none"> <li>1. Enable the clock source (CLKIN) in the GPIO and SIM.</li> <li>2. Select CLKIN as the source clock (PRECS=01b, EXT_SEL=1).</li> <li>3. Wait 6 NOPs for the synchronizing circuit to change clocks.</li> <li>4. The relaxation oscillator can optionally be powered down (ROPD=1).</li> <li>5. Set PLLDB for desired multiply and enable the PLL (PLLPD=0).</li> <li>6. Wait for PLL lock (LCK1=1 and LCK0=1).</li> <li>7. Change ZSRC to select a PLL based output clock</li> </ol>
PLL with CLKIN as reference	400 MHz	<ol style="list-style-type: none"> <li>1. Enable the clock source (CLKIN) in the GPIO and SIM.</li> <li>2. Select CLKIN as the source clock (PRECS=01b, EXT_SEL=1).</li> <li>3. Wait 6 NOPs for the synchronizing circuit to change clocks.</li> <li>4. The relaxation oscillator can optionally be powered down (ROPD=1).</li> <li>5. Set PLLDB for desired multiplier and enable the PLL (PLLPD=0).</li> <li>6. Wait for PLL lock (LCK1=1 and LCK0=1).</li> <li>7. Change ZSRC to select a PLL-based output clock.</li> </ol>
Crystal Oscillator (XTAL_OSC)	8-16 MHz	<ol style="list-style-type: none"> <li>1. Enable the pin functions XTAL and EXTAL in the GPIO and SIM.</li> <li>2. Change the oscillator to low power mode (COHL=1).</li> <li>3. Change the external clock source to the crystal oscillator (EXT_SEL=0).</li> <li>4. Power up the crystal oscillator (CLK_MODE=0).</li> <li>5. Wait for the oscillator to stabilize (up to 10 ms).</li> <li>6. Select the crystal oscillator clock source (PRECS=01b).</li> <li>7. Wait 6 NOPs for the synchronizing circuit to change clocks.</li> <li>8. The relaxation oscillator can optionally be powered down (ROPD=1).</li> </ol>
PLL with Crystal Oscillator as reference	200/400 MHz	<ol style="list-style-type: none"> <li>1. Enable the pin functions XTAL and EXTAL in the GPIO and SIM.</li> <li>2. Change the oscillator to low power mode (COHL=1).</li> <li>3. Change the external clock source to the crystal oscillator (EXT_SEL=0).</li> <li>4. Power up the crystal oscillator (CLK_MODE=0).</li> <li>5. Wait for the oscillator to stabilize (up to 10 ms).</li> <li>6. The crystal oscillator clock source should be selected (PRECS=01b).</li> <li>7. Wait 6 NOPs for the synchronizing circuit to change clocks.</li> <li>8. The relaxation oscillator can optionally be powered down (ROPD=1).</li> </ol>

## 5.6 Module clocks

The following table summarizes the clocks associated with each module.

**Table 5-2. Module clocks**

Module	Input Clock Option(s) - Normal Mode	Input Clock Option(s) - Fast Mode
Core and system modules		
CPU	CPU_CLK (50 MHz max)	CPU_CLK (100 MHz max)
Crossbar switch (AXBS_Lite)	SYS_CLK (50 MHz max)	SYS_CLK (100 MHz max)
Peripheral bridge (AIPS_Lite)	SYS_CLK (50 MHz max)	SYS_CLK (100 MHz max)
XBARs	BUS_CLK (50 MHz max)	BUS_CLK (50 MHz max)
AOI	BUS_CLK (50 MHz max)	BUS_CLK (50 MHz max)
INTC	SYS_CLK (50 MHz max)	SYS_CLK (100 MHz max)
PMC	BUS_CLK, MSTR_CLK	BUS_CLK, MSTR_CLK
DMA controller	SYS_CLK (50 MHz max)	SYS_CLK (100 MHz max)
EOnCE	TCK (12.5 MHz max)	TCK (12.5 MHz max)
Memories and memory interfaces		
RAM controller	SYS_CLK (50 MHz max), 2X_SYS_CLK (100 MHz max)	SYS_CLK (100 MHz max), 2X_SYS_CLK (200 MHz max)
System RAM	2X_SYS_CLK (100 MHz max)	2X_SYS_CLK (200 MHz max)
FMC	BUS_CLK	
Flash memory (FTFA)	DIV2_SYS_CLK (25 MHz max), FTFA_OSC (25 MHz)	DIV4_SYS_CLK (25 MHz max), FTFA_OSC (25 MHz)
Security and integrity modules		
WCOP	BUS_CLK, XTAL_OSC, ROSC_8M, ROSC_200K	BUS_CLK, XTAL_OSC, ROSC_8M, ROSC_200K
EWM	BUS_CLK, XTAL_OSC, ROSC_8M, ROSC_200K	BUS_CLK, XTAL_OSC, ROSC_8M, ROSC_200K
CRC	BUS_CLK (50 MHz max)	BUS_CLK (50 MHz max)
Analog		
12-bit Cyclic ADC	BUS_CLK, ROSC_8M	BUS_CLK, ROSC_8M
12-bit DAC	BUS_CLK (50 MHz max)	BUS_CLK (50 MHz max)
CMPs (including 6-bit DACs)	BUS_CLK (50 MHz max)	BUS_CLK (50 MHz max)
PWMs and timers		
PWMA with NanoEdge placement enabled	2X_BUS_CLK	2X_BUS_CLK
PWMA with standard placement	BUS_CLK	BUS_CLK
TMRs	BUS_CLK (50 MHz max), 2X_BUS_CLK (100 MHz max)	BUS_CLK (50 MHz max), 2X_BUS_CLK (100 MHz max)
PITs	BUS_CLK, XTAL_OSC, ROSC_8M, ROSC_200K	BUS_CLK, XTAL_OSC, ROSC_8M, ROSC_200K
Communication interfaces		

Table continues on the next page...

**Table 5-2. Module clocks (continued)**

Module	Input Clock Option(s) - Normal Mode	Input Clock Option(s) - Fast Mode
SPIs	BUS_CLK (50 MHz max)	BUS_CLK (50 MHz max)
SCIs	BUS_CLK (50 MHz max), 2X_BUS_CLK (100MHz max)	BUS_CLK (50 MHz max), 2X_BUS_CLK (100MHz max)
I2Cs	BUS_CLK (50MHz), 2X_BUS_CLK (100 MHz max)	BUS_CLK (50 MHz), 2X_BUS_CLK (100 MHz max)
MSCAN	BUS_CLK (50 MHz max), XTAL_OSC, CLKIN	BUS_CLK (50 MHz max), XTAL_OSC, CLKIN
CAN_GLITCH_FLT	ROSC_8M	ROSC_8M
Human-machine interface (HMI)		
GPIO	BUS_CLK (50 MHz)	BUS_CLK (50 MHz)



## Chapter 6

# Reset and Boot

### 6.1 Reset Configuration

Reset is managed by the SIM module. The chip supports the following specific sources of reset:

- Power-on reset from PMC
- External (PIN) reset from external pin
- COP CPU reset from WCOP module
- COP windowed reset from WCOP module
- COP loss of clock reference reset from WCOP module
- Software reset from SIM module

Each peripheral can be individually reset by toggling the corresponding bit in the SIM peripheral reset registers. These registers are write protected.

The power-on reset, by design, supports hysteresis so that it does not release until the supply has risen above the high LVI detection level of 2.7 V. This reset does not reassert until the supply reaches 2.0 V. The PMC is configurable to detect rising or falling transitions through high LVI at 2.7 V or low LVI at 2.2 V so that software can appropriately manage power consumption.

The power-on reset are extended 64 Mstr\_1x clocks to stabilize the Vdd and clock sources. All resets are subsequently extended for an additional 32 Mstr\_1x clocks and 64 system clocks as the various internal reset controls are released. At power-on reset, normal relaxation oscillator rate of 8/2 MHz is used as Mstr\_1x, which is 4 MHz. The reset value of OCCS post-scaler divider is div1.

The external pin reset is a selectable pad function of GPIOD4 and is selected at reset. If this pad function is deselected because of the configuration of GPIOD4 or muxing for GPIOD4, the external reset presents a deasserted value to the chip.

The WCOP provides a mechanism for detecting runaway code on the processor. When enabled, failure of software to regularly reset the WCOP (the timeout period is configurable) results in the WCOP asserting a reset to the SIM.

WCOP also provides a mechanism to detect the WCOP counter servicing too early using a window feature. If the WCOP counter is serviced within this window it causes COP windowed reset from the WCOP.

The WCOP also receives a loss-of-reference input from the OCCS module that is associated with its loss-of-reference interrupt. The WCOP provides a counter of configurable duration. Failure to clear the LOR condition before the timer period elapses results in a loss of reference reset.

In addition to the peripheral bus clock, the WCOP has access to alternate clock sources, including the 8 MHz / 400 kHz ROCS, 200 kHz ROCS, and crystal oscillator. At any given time, when the OCCS is using a particular clock source to produce the master system clock, configure the WCOP to use a different clock source to prevent compromised COP functionality in the event of a loss of the system clock.

The software reset provides a capability for user software to reset entire chip. Another function of software reset is to change core operation frequency from fast mode to normal mode or vice versa.

## 6.2 System Boot

The chip has two options for system boot

- During normal operation, the CPU always boots from internal flash memory. There is no external memory interface. .
- During development, the DSC core can boot directly into debug mode.

### 6.2.1 FOPT boot options

The flash option (FOPT) register in the flash memory (FTFA) module allows the user to customize the operation of the DSC at boot time. The register contains read-only bits that are loaded from the NVM's option byte in the flash configuration field. The user can reprogram the option byte in flash to change the FOPT values that are used for subsequent resets. For more details on programming the option byte (OPT field), refer to the detailed description of the [flash memory module](#).

The DSC uses the FTFA\_FOPT register bits to configure the device at reset as shown in the following table.

**Table 6-1. Flash Option Register (FTFA\_FOPT) Bit Definitions**

Bit Number	Field	Value	Definition
7-1	Reserved		Reserved for future use.
0	Advanced Low Power Mode Enable	0	At reset exit, the chip's power modes are controlled through the SIM_PWR register (the SIM_PWRMODE register has no effect).
		1	At reset exit, the chip's power modes—including advanced low power modes—are controlled through the SIM_PWRMODE register (the SIM_PWR register has no effect).

## 6.2.2 Boot Procedure for Operation

The chip has number of reset sources:

- Internal power-on-reset
- External RESET pin
- Software reset
- WCOP CPU reset
- WCOP windowed reset
- WCOP loss of reference reset

Assuming that the JTAG port is in its reset state, the first three of these cause the CPU to boot from the locations in 0x00\_0000h. The COP resets cause the CPU to boot from the locations 0x00\_0002h.

## 6.2.3 Boot sequence

At power up, the Relaxation Oscillator (ROSC) starts to operate. The on-chip regulator holds the system in a POR state until the input supply is above the POR threshold. The system continues to be held in this static state until the input supply reaches a safe operating voltage as determined by the LVD. After the input supply crosses this LVD threshold, the Power Management Controller releases the POR signal to the system. After POR deassertion, the SIM starts the reset exit sequence.

1. A system reset is held on internal logic, and the OCCS module is enabled in its default clocking mode. The system begins to receive the clock from the internal ROSC.
2. Required clocks are enabled: core clock, system clock, flash clock, and any bus clocks that do not have clock gate control.

3. The POR is extended for 64 ROSC clock cycles. The deassertion of this extended POR enables the clock dividers within the SIM (for the bus clock, system clock and flash clock).
4. The system reset on internal logic continues to be held. However, the Flash Memory Controller is released from reset (by early reset deassertion) and begins initialization operation, which includes the following events:
  - The FTFA\_FSEC register is updated and the security state is established.
  - NVOPT and IFR information is delivered from the flash and gets captured in SIM.
5. If  $\overline{\text{RESET}}$  continues to be asserted (an indication of a slow rise time on the  $\overline{\text{RESET}}$  pin or external drive in low), the system continues to be held in reset. After the  $\overline{\text{RESET}}$  pin is detected to be high and flash initialization completes, the system is released from reset.
6. When the system exits reset, the processor fetches initial 16-bit values from the location specified by the Vector Address Base of the Interrupt Controller. By default, the location is 00\_0000h, which is the location of program flash memory, but the location is 00\_0002h in case of COP reset sources.

### NOTE

Dual speed clock mode can only be changed during reset if the last reset was caused by software reset.

Subsequent system resets follow this reset flow beginning with the step where system clocks are enabled.

## 6.2.4 Boot Procedure for Debug Operation

DSC devices can boot directly from reset into debug mode.

1. Assert  $\overline{\text{RESET}}$  low.
2. Set TMS high.
3. Clock TCK 5 times. This moves the chip TAP into the Test-Logic-Reset state.
4. Release TRSTB.
5. Set TMS low.
6. Clock TCK 2 times. This moves the chip TAP into the Run-Test-Idle state.
7. Switch TLM to switch traffic from the chip TAP to the core TAP.
  - a. Shift in the CHIP\_TLM\_SEL instruction (hex "05").
  - b. Shift in TLM\_CORE\_b.TAP\_SEL data (hex "2").
8. Scan in a debug request instruction (hex "7") for the DSC EOnCE. The expected data out is "D".
9. Release  $\overline{\text{RESET}}$ .
10. Set TMS low, and clock TCK once to ensure the  $\overline{\text{RESET}}$  change takes effect.

11. Scan in the enable\_eonce command (hex "6"). The expected data out is "D".



# Chapter 7

## Power Management

### 7.1 Overview

Power is supplied through external pads for digital and analog power and ground. The analog supply VDDA is consumed directly by analog components. The external digital supply VDD (externally in common with VDDA) is regulated to produce stable voltages for internal digital applications. Safe operation is insured by power-on reset and low voltage detection circuits which allow the user to manage power consumption due to insufficient operating voltage.

Power consumption during part operation is managed by powering off non-essential analog components and through the use of low-power modes (RUN, WAIT, STOP) and clock gating associated with these modes.

### 7.2 Architecture

Internal rails are generated from external VDD by a large and small power regulator in the PMC module. The small regulator is used to provide isolated power for clock generation and other noise critical applications. The large regulator supplies all other internal digital applications.

The PMC incorporates power-on reset logic and two levels of low voltage detection. A hysteresis circuit ensures that power-on reset does not release until the supply rises above the LV1 threshold where the part can operate safely over PVT. On falling voltage conditions, the part continues to operate below LV1 and a lower LV2 until a POR level is reached where the part is ultimately forced to reset. This approach offers the opportunity to disable nonessential operations and configure the part in a safe minimum power state until power is restored.

The primary methods for power management during part operation are module specific clock enables, clock frequency control, clock gating associated with the use of low power modes, and clock gating added by power synthesis. Module enables are generated by modules to turn off generation of their clocks when not required. Clock frequency control is performed by the OCCS which provides flexible control of operating frequency. Clock gating and low power modes are implemented by the DSC processor and SIM and cause clocks to be generated only when enabled for operation in the current power mode. Clock tree synthesis further limits power by denying clocks to registers which are not changing state.

### 7.3 External Supplies and Regulation

Power regulation is managed by the Power Management Controller. The PMC uses a small regulator to maintain a stable low-noise 2.7 V supply to the PMC, oscillators, and PLL. It uses a large regulator to maintain a stable and relatively low-noise 1.2 V supply to other internal digital circuitry and PLL and PWM NanoEdge.

As voltage increases at power on, POR does not release until a safe operating voltage of 2.7 V on the external digital rail is achieved. This in turn ensures that the internal regulators are operating at their intended threshold before POR is released.

Should the external digital supply VDD fall, the PMC detects and can generate interrupts for LVI1 threshold violation at 2.7 V and LVI2 threshold violation at 2.2 V. Interrupts associated with these threshold can be used for disabling non-essential features and eventually disabling applications until power is restored or the part is reset. Under falling voltage, POR reset does not assert until the low POR threshold is violated at 2.0 V so that maximum time is allowed for orderly shutdown.

### 7.4 User Power Management Methods

The primary means available to the user to manage power consumption are clock enables, limiting clock frequency, using low power modes, and using DMA. Further indirect power savings can be achieved by reducing unnecessary signal transitions through careful crafting of application software.

The most basic form of power control are module enables. Selected peripherals provide their own clock gating controls back to the SIM. Using these controls, clock generation is gated off automatically in the SIM when not required by the peripheral. Module enables are also used to power off embedded analog functions when not in use. It is therefore advantageous to leave system and peripheral functions disabled if not currently in use.



Clock frequency control is performed in the OCCS. The OCCS provides the means to perform glitch-free transitions between the available clock sources including 8 MHz crystal oscillator, 8 MHz relaxation oscillator, 200 kHz internal oscillator and an external clock. Only clock sources currently in use should be powered on. The PLL should only be powered on when necessary to produce higher operating frequencies. A post scaler with up to 50x division is provided to reduce the active clock source frequency (PLL output or oscillator) even further for power savings. This gives the part flexible frequency control from full speed (100MHz core rate and 50Mhz system bus rate) to below 1KHz for both core and system bus.

Low power modes are entered via the DSC processor upon execution of STOP or WAIT instructions and conveyed to the SIM, which performs related clock gating for RUN, WAIT, and STOP modes. The processor and processor dependent clocks operate only in RUN mode. Peripheral clocks do not operate in any power mode until enabled individually by the user in the SIM. Once enabled, they normally run only in RUN and WAIT modes and must be specifically overridden to remain clocked in STOP mode.

The DMA controller contributes to power management by permitting peripheral I/O to be serviced by the DMA while the core remains unclocked in WAIT mode. By eliminating the requirement for the core to service the related interrupts, the DMA decreases the frequency and duration of intervals where the core must be returned to RUN mode to service interrupts.

Additional power savings can be achieved by crafting application software to avoid unnecessary register state transitions and to configure module-specific frequency controls to use the lowest-supportable operating rates that satisfy application requirements.

## 7.5 Power Modes

The CPU has three primary modes of operation: run, wait, and stop mode. Additional low power operating modes can reduce run-time power when maximum bus frequency is not required to support application needs.

The large regulator can support both full power and low power mode (also called the large regulator's standby mode). The maximum operating frequency in this low power mode is 2 MHz.

The small regulator can support full power, low power, and power down modes. In the small regulator's power down mode, the 2.7 V supply is completely shut off. As a result, all on-chip clock sources are disabled. To operate the chip in this mode, the user must provide an external clock through the CLKIN0/1 pin.

## Power Modes

The flash memory (FTFA) module has its own power modes: full power mode, Very Low Power (VLP) mode, and Very Low Power Stop (VLPS) mode.

DMA can be enabled in any of the power modes.

Various of the low power modes function only if the FOPT[0] bit is set.

**Table 7-1. Power Modes of Operation**

Chip Power Mode	CPU Clock	Peripheral Clock	Small Regulator 2.7 V	Large/Small Regulator 1.2 V	Flash Power Mode	Max. System Clock Freq.	Wakeup Source
RUN	ON	ON	Full Power	Full Power	Full Power	100 MHz (fast mode) 50 MHz(normal mode)	NA
WAIT	OFF	ON	Full Power	Full Power	Full Power	100 MHz (fast mode) 50 MHz(normal mode)	Peripheral interrupt and/or reset
STOP <sup>1</sup>	OFF	OFF <sup>2</sup>	Full Power	Full Power	Full Power	100 MHz (fast mode) 50 MHz(normal mode) <sup>2</sup>	Interrupt from clock enabled peripherals (SD bit support)/ reset/ async interrupts (I2C, SCI, CMP, MSCAN)
LPRUN	ON	ON	Low Power Mode	Low Power Mode	VLP <sup>3</sup>	2 MHz <sup>3</sup>	Clear the standby bit in SIM_PWR register.
LPWAIT	OFF	ON	Low Power Mode	Low Power Mode	VLP <sup>3</sup>	2 MHz <sup>3</sup>	Peripheral interrupt and/or reset
LPSTOP <sup>1</sup>	OFF	OFF <sup>2</sup>	Low Power Mode	Low Power Mode	VLPS <sup>3</sup>	2 MHz <sup>2, 3</sup>	Interrupt from clock enabled peripherals (SD bit support)/ reset/ async interrupts (I2C, SCI, CMP, MSCAN)

Table continues on the next page...


**Table 7-1. Power Modes of Operation (continued)**

Chip Power Mode	CPU Clock	Peripheral Clock	Small Regulator 2.7 V	Large/Small Regulator 1.2 V	Flash Power Mode	Max. System Clock Freq.	Wakeup Source
VLPRUN <sup>4</sup>	ON	ON	Power Down Mode	Low Power Mode	VLP	200 kHz	Clear the Power Down bit and STDBY bit in SIM_PWR register.
VLPWAIT <sup>4</sup>	OFF	ON	Power Down Mode	Low Power Mode	VLP	200 kHz	Peripheral interrupt and/or reset
VLPSTOP <sup>1, 4</sup>	OFF	OFF <sup>2</sup>	Power Down Mode	Low Power Mode	VLPS	200 kHz <sup>2</sup>	Interrupt from clock enabled peripherals (SD bit support)/ reset/ async interrupts (I2C, SCI, CMP, MSCAN)

1. If DMA is enabled in any STOP mode, flash memory will not enter its VLPS mode.
2. In all STOP modes, the clock to some portions of SIM logic is never gated. In addition, the user can enable the clock of select peripherals by setting the corresponding bit in one of the SIM's SDn registers.
3. For any chip LP mode the clock source ROSC should be in standby mode. In that case, the maximum system frequency is 2 MHz. The PLL is shut down in LP modes. In all chip LP modes and flash memory VLP modes, the maximum frequency for flash memory operation is 500 kHz due to the fixed frequency ratio of 1:4 between the CPU clock and the flash clock.
4. When the chip is in any VLP mode, all internal clock sources are unavailable. To operate the chip in those modes, the user must provide a clock through the CLKIN0/1 port.

## 7.6 Power mode transitions

The following figure shows the chip's power modes and the available transitions among them.



**Figure 7-1. Power mode state transitions**

The following table defines triggers for the various state transitions shown in the preceding figure.

**NOTE**

To prevent current leakage in any VLP mode, ensure the following settings apply before entering the VLP mode:

1. The OCCS\_CTRL[PLLPD] bit is 1.
2. The PWMA\_FRCTRL[FRAC\_PU] bit is 0.

3. The OCCS\_OSCTL1[ROPD], OSCTL2[COPD], and OSCTL2[ROPD32K] bits are each 1.

**Table 7-2. Power mode transitions**

Transition number	From	To	Device configuration and/or trigger condition
1	RUN	WAIT	<ol style="list-style-type: none"> <li>1. Ensure the SIM_CTRL[0] bit is clear.</li> <li>2. Execute the WAIT instruction.</li> </ol>
	WAIT	RUN	Synchronous interrupt or reset
2	RUN	STOP	<ol style="list-style-type: none"> <li>1. Ensure SIM_CTRL[2] is clear.</li> <li>2. Execute the STOP instruction.</li> </ol>
	STOP	RUN	<ol style="list-style-type: none"> <li>1. Synchronous interrupt from a peripheral whose clock is enabled in stop mode by setting the corresponding SIM_SDn bit.</li> <li>2. Asynchronous interrupt from an I2C module, the MSCAN module, a CMP module, or an LVD event.</li> <li>3. POR or PIN reset.</li> </ol>
3	RUN	LPRUN	<ol style="list-style-type: none"> <li>1. If the system is running with the PLL, then switch the clock source to XOSC/ROSC by setting OCCS_CTRL[ZRSR] to 01b.</li> <li>2. Before changing ZSRC, ensure the MSTR_OSC clock is stable.</li> <li>3. Put the PLL in power down mode by setting OCCS_CTRL[PLLPD].</li> <li>4. If the internal oscillator is used during LP mode, put the crystal oscillator in power down mode by setting OSCTL2[COPD] to 1.</li> <li>5. Similarly, if the crystal oscillator is used, put the ROSC in power down mode by setting OSCTL1[ROPD] to 1 and OSCTL2[ROPD32K] to 1.</li> <li>6. Configure the OCCS_DIVBY[COD] field to ensure the system clock frequency (2x) does not exceed 4 MHz.</li> <li>7. Set SIM_PMODE[LPMODE].</li> </ol>
	LPRUN	RUN	Clear the SIM_PWRMODE[LPMODE] bit.
4	LPRUN	LPWAIT	<ol style="list-style-type: none"> <li>1. Ensure SIM_CTRL[0] is clear.</li> <li>2. Execute the WAIT instruction.</li> </ol>
	LPWAIT	LPRUN	Synchronous interrupt or reset
5	LPRUN	LPSTOP	<ol style="list-style-type: none"> <li>1. Ensure SIM_CTRL[2] is clear.</li> <li>2. Execute the STOP instruction.</li> </ol>
	LPSTOP	LPRUN	<ol style="list-style-type: none"> <li>1. Synchronous interrupt from a peripheral whose clock is enabled in stop mode by setting the corresponding SIM_SDn bit.</li> <li>2. Asynchronous interrupt from an I2C module, the MSCAN module, a CMP module, or an LVD event.</li> <li>3. POR or PIN reset.</li> </ol>
6	RUN	VLPRUN	<ol style="list-style-type: none"> <li>1. Configure OCCS registers (EXT_SEL, PRECS, ZSRC, and COD) to ensure the CLKIN path is selected as the system clock (2x) with a maximum frequency of 4 MHz.</li> <li>2. Set SIM_PWRMODE[VLPMODE] to 1.</li> </ol>
	VLPRUN	RUN	<ol style="list-style-type: none"> <li>1. Clear the SIM_PWRMODE[VLPMODE] and SIM_PWRMODE[LPMODE] bits (if they are already set).</li> <li>2. Wait for the PMC_STS[SR27] bit to be set.</li> </ol>
7	VLPRUN	VLPWAIT	<ol style="list-style-type: none"> <li>1. Ensure SIM_CTRL[0] is clear.</li> <li>2. Execute the WAIT instruction.</li> </ol>
	VLPWAIT	VLPRUN	Synchronous interrupt or reset

Table continues on the next page...

**Table 7-2. Power mode transitions (continued)**

Transition number	From	To	Device configuration and/or trigger condition
8	VLPRUN	VLPSTOP	<ol style="list-style-type: none"> <li>1. Ensure SIM_CTRL[2] is clear.</li> <li>2. Execute the STOP instruction.</li> </ol>
	VLPSTOP	VLPRUN	<ol style="list-style-type: none"> <li>1. Synchronous interrupt from a peripheral whose clock is enabled in stop mode by setting the corresponding SIM_SDn bit.</li> <li>2. Asynchronous interrupt from an I2C module, the MSCAN module, a CMP module, or an LVD event.</li> <li>3. POR or PIN reset.</li> </ol>
9	LPRUN	VLPRUN	<ol style="list-style-type: none"> <li>1. Configure OCCS registers (EXT_SEL, PRECS, ZSRC, and COD) to ensure the CLKIN path is selected as the system clock (2x) with a maximum frequency of 4 MHz.</li> <li>2. Set SIM_PWRMODE[VLPMODE] to 1.</li> </ol>
	VLPRUN	LPRUN	<ol style="list-style-type: none"> <li>1. Ensure the LPMODE bit is set.</li> <li>2. Clear SIM_PWRMODE[VLPMODE] to 0.</li> <li>3. Wait for PMC_STS[SR27] bit to be set.</li> </ol>

# Chapter 8


## Signal Multiplexing

### 8.1 Introduction

To optimize functionality in small packages, pins have several functions available via signal multiplexing. This chapter illustrates which of this device's signals are multiplexed on which external pin.

### 8.2 Signal Multiplexing Integration

This information summarizes how the functionality is integrated into the chip. For more information, see the the following references.



**Figure 8-1. Signal multiplexing integration**

**Table 8-1. Reference links to related information**

Topic	Related module	Reference
Full description	SIM	<a href="#">System Integration Module (SIM)</a>
System memory map		<a href="#">System Memory Map</a>
Clocking		<a href="#">Clock Distribution</a>

## 8.3 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The SIM's GPS registers are responsible for selecting which ALT functionality is available on most pins.

### NOTE

The RESETB pin is a 3.3 V pin only.

### NOTE

If the GPIOC1 pin is used as GPIO, the XOSC should be powered down.

### NOTE

Not all CMPD pins are not available on 48 LQFP, 32 LQFP, and 32 QFN packages.

### NOTE

QSPI signals—including MISO1, MOSI1, SCLK1, and SS0\_B—are not available on the 48 LQFP, 32 LQFP, and 32 QFN packages.

64 LQFP	48 LQFP	32 LQFP	Default	ALT0	ALT1	ALT2	ALT3
1	1	1	TCK	GPIOD2			
2	2	2	RESETB	GPIOD4			
3	3	—	GPIOC0	EXTAL	CLKIN0		
4	4	—	GPIOC1	XTAL			
5	5	3	GPIOC2	TXD0	XB_OUT11	XB_IN2	CLK00
6	—	—	GPIOF8	RXD0	XB_OUT10	CMPD_O	PWM_2X
7	6	4	GPIOC3	TA0	CMPA_O	RXD0	CLKIN1
8	7	5	GPIOC4	TA1	CMPB_O	XB_IN6	EWM_OUT_B
9	—	—	GPIOA7	ANA7&CMPD_IN3			
10	—	—	GPIOA6	ANA6&CMPD_IN2			
11	—	—	GPIOA5	ANA5&CMPD_IN1			
12	8	—	GPIOA4	ANA4&CMPD_IN0			
13	9	6	GPIOA0	ANA0&CMPA_IN3	CMPC_O		
14	10	7	GPIOA1	ANA1&CMPA_IN0			
15	11	8	GPIOA2	ANA2&VREFHA&CMPA_IN1			
16	12	—	GPIOA3	ANA3&VREFLA&CMPA_IN2			
17	—	—	GPIOB7	ANB7&CMPB_IN2			
18	13	—	GPIOC5	DACA_O	XB_IN7		




64 LQFP	48 LQFP	32 LQFP	Default	ALT0	ALT1	ALT2	ALT3
19	—	—	GPIOB6	ANB6&CMPB_IN1			
20	—	—	GPIOB5	ANB5&CMPC_IN2			
21	14	—	GPIOB4	ANB4&CMPC_IN1			
22	15	9	VDDA				
23	16	10	VSSA				
24	17	11	GPIOB0	ANB0&CMPB_IN3			
25	18	12	GPIOB1	ANB1&CMPB_IN0	DACB_O		
26	19	—	VCAP				
27	20	13	GPIOB2	ANB2&VERFHB&CMPC_IN3			
28	21	—	GPIOB3	ANB3&VREFLB&CMPC_IN0			
29	—	—	VDD				
30	22	14	VSS				
31	23	15	GPIOC6	TA2	XB_IN3	CMP_REF	SS0_B
32	24	—	GPIOC7	SS0_B	TXD0	XB_IN8	
33	25	16	GPIOC8	MISO0	RXD0	XB_IN9	XB_OUT6
34	26	17	GPIOC9	SCLK0	XB_IN4	TXD0	XB_OUT8
35	27	18	GPIOC10	MOSI0	XB_IN5	MISO0	XB_OUT9
36	28	—	GPIOF0	XB_IN6		SCLK1	
37	29	—	GPIOC11	CANTX	SCL0	TXD1	
38	30	—	GPIOC12	CANRX	SDA0	RXD1	
39	—	19	GPIOF2	SCL0	XB_OUT6	MISO1	
40	—	20	GPIOF3	SDA0	XB_OUT7	MOSI1	
41	—	—	GPIOF4	TXD1	XB_OUT8	PWM_0X	PWM_FAULT6
42	—	—	GPIOF5	RXD1	XB_OUT9	PWM_1X	PWM_FAULT7
43	31	—	VSS				
44	32	—	VDD				
45	33	21	GPIOE0	PWM_0B			
46	34	22	GPIOE1	PWM_0A			
47	35	23	GPIOE2	PWM_1B			
48	36	24	GPIOE3	PWM_1A			
49	37	—	GPIOC13	TA3	XB_IN6	EWM_OUT_B	
50	38	—	GPIOF1	CLKO1	XB_IN7	CMPD_O	
51	39	25	GPIOE4	PWM_2B	XB_IN2		
52	40	26	GPIOE5	PWM_2A	XB_IN3		
53	—	—	GPIOE6	PWM_3B	XB_IN4		
54	—	—	GPIOE7	PWM_3A	XB_IN5		
55	41	—	GPIOC14	SDA0	XB_OUT4	PWM_FAULT4	
56	42	—	GPIOC15	SCL0	XB_OUT5	PWM_FAULT5	
57	43	27	VCAP				
58	—	—	GPIOF6		PWM_3X		XB_IN2
59	—	—	GPIOF7		CMPC_O	SS1_B	XB_IN3

## Pinout diagrams

64 LQFP	48 LQFP	32 LQFP	Default	ALT0	ALT1	ALT2	ALT3
60	44	28	VDD				
61	45	29	VSS				
62	46	30	TDO	GPIOD1			
63	47	31	TMS	GPIOD3			
64	48	32	TDI	GPIOD0			

## 8.4 Pinout diagrams


The following diagrams show pinouts for the packages. For each pin, the diagrams show the default function. However, many signals may be multiplexed onto a single pin.



**Figure 8-2. 64-pin LQFP**

### NOTE


The RESETB pin is a 3.3 V pin only.



**Figure 8-3. 48-pin LQFP**

**NOTE**

The RESETB pin is a 3.3 V pin only.



**Figure 8-4. 32-pin LQFP and QFN**

**NOTE**

The RESETB pin is a 3.3 V pin only.

## 8.5 Module Signal Description Tables

The following sections correlate the chip-level signal name with the signal name used in the module's chapter. They also briefly describe the signal function and direction.

### 8.5.1 Analog

**Table 8-2. ADC Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
ANA[7:0] , ANB[7:0]	ANA0–ANB7	Analog Input Pins	I
VREFHA	VREFH	Voltage Reference Pin Selectable between VDDA and ANA2	I
VREFHB	VREFH	Voltage Reference Pin Selectable between VDDA and ANB2	I
VREFLA	VREFL	Voltage Reference Pin Selectable between VSSA and ANA3	I

*Table continues on the next page...*

**Table 8-2. ADC Signal Descriptions (continued)**

Chip signal name	Module signal name	Description	I/O
VREFLB	VREFL	Voltage Reference Pin Selectable between VSSA and ANB3	I
VDDA	VDDA	ADC Power	Supply
VSSA	VSSA	ADC Ground	Supply

**Table 8-3. CMPA Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
CMPA_IN0 and CMPA_IN3	INP and INM	CMP analog input	I
CMPA_O	CMPO	CMP output, high when the non-inverting input is greater than the inverting input, and is low when the non-inverting input is less than the inverting input	O

**Table 8-4. CMPB Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
CMPB_IN[0:3]	INP and INM	CMP analog input	I
CMPB_O	CMPO	CMP output, high when the non-inverting input is greater than the inverting input, and is low when the non-inverting input is less than the inverting input	O

**Table 8-5. CMPC Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
CMPC_IN[1:2]	INP and INM	CMP analog input	I
CMPC_O	CMPO	CMP output, high when the non-inverting input is greater than the inverting input, and is low when the non-inverting input is less than the inverting input	O

**Table 8-6. CMPD Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
CMPD_IN[0:3]	INP and INM	CMP analog input	I
CMPD_O	CMPO	CMP output, high when the non-inverting input is greater than the inverting input, and is low when the non-inverting input is less than the inverting input	O

**Table 8-7. DACA Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
DACA_O	DACO	DACA output	O

**Table 8-8. DACB Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
DACB_O	DACO	DACB output	O

## 8.5.2 Communication Interfaces

**Table 8-9. QSPI0 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
MISO0	MISO	Master-in Slave-out Pad Pin	I/O
MOSI0	MOSI	Master-out Slave-in Pad Pin	I/O
SCLK0	SCLK	Slave Clock Pad Pin	I/O
SS0_B	$\overline{SS}$	Slave Select Pad Pin (Active Low)	I/O

**Table 8-10. QSPI1 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
MISO1	MISO	Master-in Slave-out Pad Pin	I/O
MOSI1	MOSI	Master-out Slave-in Pad Pin	I/O
SCLK1	SCLK	Slave Clock Pad Pin	I/O
SS1_B	$\overline{SS}$	Slave Select Pad Pin (Active Low)	I/O

**Table 8-11. QSCI0 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
TXD0	TXD	Transmit Data Pin	O
RXD0	RXD	Receive Data Pin	I

**Table 8-12. QSCI1 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
TXD1	TXD	Transmit Data Pin	O
RXD1	RXD	Receive Data Pin	I

**Table 8-13. I<sup>2</sup>C0 Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
SCL0	SCL	Bidirectional serial clock line of the I <sup>2</sup> C system.	I/O
SDA0	SDA	Bidirectional serial data line of the I <sup>2</sup> C system.	I/O

**Table 8-14. MSCAN Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
CANRX	RXCAN	MSCAN receiver input pin	I
CANTX	TXCAN	MSCAN transmitter output pin	O

### 8.5.3 PWM and Timers

**Table 8-15. PWMA Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
PWM_[0A:3A] and PWM_[0B:3B]	PWM[n]_A and PWM[n]_B	These pins are the output pins of the PWM channels.	O
PWM_[0:3]X	PWM[n]_X	These pins are the auxiliary output pins of the PWM channels.	O
PWM_[0:3]X	FAULT[n]	These are input pins for disabling selected PWM outputs.	I

**Table 8-16. TMRA Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
TA[0:3]	Timer Input/Output	TMR Input/Output signal	I/O

## 8.5.4 Systems Modules

**Table 8-17. XBAR Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
XB_IN[2:9]	XBAR_IN [0:NUMIN-1]	Mux Inputs with configurable width	I
XB_OUT[4:11]	XBAR_OUT [0:NUMOUT-1]	Mux Outputs with configurable width	O

## 8.5.5 Clock Modules

**Table 8-18. OCCS Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
EXTAL	EXTAL	Crystal Oscillator input signal	I
XTAL	XTAL	Crystal Oscillator output signal	O
CLKI[0:1]	CLKIN	External clock input	I
CLKO[0:1]	CLKO	These pins can be programmed to externalize any of the internal clock signals	O

## 8.5.6 Human-Machine Interfaces (HMI)

**Table 8-19. GPIOA Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
GPIOA[0:8]	GPIOA[0:8]	General purpose input/output	I/O

**Table 8-20. GPIOB Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
GPIOB[0:8]	GPIOB[0:8]	General purpose input/output	I/O

**Table 8-21. GPIOC Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
GPIOC[0:15]	GPIOA[0:15]	General purpose input/output	I/O



**Table 8-22. GPIOD Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
GPIOD[0:4]	GPIOD[0:4]	General purpose input/output	I/O

**Table 8-23. GPIOE Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
GPIOE[0:7]	GPIOE[0:7]	General purpose input/output	I/O

**Table 8-24. GPIOF Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
GPIOF[0:8]	GPIOF[0:8]	General purpose input/output	I/O

### NOTE

The available GPIO pins depend on the specific package. See the [signal multiplexing details](#) for which exact GPIO signals are available.

## 8.5.7 Systems and Integrity Modules

**Table 8-25. EWM Signal Descriptions**

Chip signal name	Module signal name	Description	I/O
EWM_OUT_B	$\overline{\text{EWM\_out}}$	EWM reset out signal	O



## Chapter 9

# Memory Resource Protection (MRP)

Memory resource protection allows two levels of software to co-exist in the DSC core, while maintaining hardware-enforced isolation. The levels are designated supervisor software and user software. The hardware feature along with appropriate software architecture allow the system to protect supervisor programs and resources being accessed from user programs.

This resource protection allows unverified or third-party software to safely run in user mode, allowing it to only access unprotected memory locations and resources.

The software enablement of resource protection is provided in the MCM's Resource Protection Control Register (RPCR).

The resource protection features provided are:

- Partition software into two modes: supervisor software and user software
- Partition system address spaces and resources, both code and data, into two modes
- Provide secure methods of transfer between modes
- Provide separate stacks and stack pointers for supervisor and user modes

## 9.1 Overview

The software is able to be partitioned into two modes: supervisor and user. The system resources are partitioned for both code and data into supervisor and user regions. Supervisor code can only be executed from supervisor regions and user code can only be executed from user regions. The data regions defined as supervisor can be accessed only by supervisor code; the user data regions can be accessed by both supervisor and user code.

**Table 9-1. Resource Protection Accesses**

System Resource	Supervisor Code	User Code
Supervisor data	Allowed	Prohibited

*Table continues on the next page...*

**Table 9-1. Resource Protection Accesses (continued)**

System Resource	Supervisor Code	User Code
User data	Allowed	Allowed
Peripheral space	Allowed	Prohibited
Debug resources	Allowed	Prohibited

**NOTE**

User mode cannot directly access peripheral space, or EOnCE registers. It can access only the user mode portion of flash memory and RAM.

Supervisor code may access anywhere in supervisor or user space. Supervisor code may branch into user code by executing one of the three DSC "return from interrupt" instructions (RTI, RTID, FRTID). User code may access anywhere in user space. If user code attempts to branch into supervisor space or to reference data in supervisor space, the memory reference is aborted, producing a fault and generating an interrupt. User code may safely return control to supervisor program and data memory spaces with system calls using the SWI (software interrupt) instruction. Additionally, any interrupt exception forces entry to supervisor mode.

## 9.2 Features

The resource protection features are:


- Two stack pointer registers: active and "other"
- Flash memory regions defined with 8 KB granularity
- RAM memory regions defined with 512 byte granularity
- Hardware-managed stack pointer register visible to software
- Supervisor stack pointer guaranteed on software faults and interrupts
- Stack pointer swap managed in hardware for supervisor-to-user transition via the RTI, RTID, FRTID instructions
- User-to-supervisor transition and stack pointer register swap managed on SWI instruction and all interrupts

## 9.3 Operation

Each of the protected code and data memory regions—flash memory and RAM—are divided into two address spaces through supervisor-only memory-mapped programmable registers: the UFLASHBAR (User Flash Base Address Register) and UPRAMBAR (User

PRAM Base Address Register) . These registers define the base address for each region. Locations above this base address consist of user space, and locations below the base address are in the supervisor area.

The following diagram shows the allowed transitions between supervisor and user modes. Faulting transitions and illegal data references show the fault indicators for each illegal operation.



**Terms:**

- ifault: Resource Protection illegal fault uses illegal instruction vector
- dfault: Resource Protection data access fault uses misaligned vector
- SUPV = supervisor
- USER = user
- operand access: current instruction that performs any operand read or write

**Figure 9-1. MRP flows**

The transition from supervisor code to user code is managed via the RTI, RTID, and FRTID instructions. The only transition from user code to supervisor code is via an interrupt or a fault triggered by a user software attempt to access a restricted region. Any other attempt results in a fault and subsequent return to supervisor mode. The preferred method for a user program to return to supervisor mode is to perform a system call via the SWI instruction. Additionally, user mode code is restricted from modifying SR (Status Register) bits [9:8] (interrupt mask level bits). Any attempt by user code to modify these bits is ignored.

Region transition is managed via the stack pointer. The DSC core controls the stack pointers (SP) as follows:

1. The hardware manages two SPs: a supervisor SP and a user SP. For correct and secure operation, the supervisor stack is located in supervisor RAM space and the user stack is located in user RAM space. Both spaces are defined by the contents of the UPRAMBAR.
2. The hardware manages one SP as the "active" stack pointer and the alternate as the "other" stack pointer. The active stack pointer resides in the core's SP register. The other stack pointer resides in a supervisor-only memory-mapped register.
3. On all faults and interrupts (supervisor mode entry points), the hardware guarantees the supervisor stack pointer is the active stack pointer. In other words, on all faults and interrupts:
  - If the supervisor stack pointer is in the SP register, interrupt processing continues.
  - If the user stack pointer is the active pointer and in the SP register, the hardware first swaps the SP register with the "other" stack pointer register, activating the supervisor stack pointer and saving the user SP before proceeding with interrupt processing.
4. Similar operations involving the two stack pointers are performed on possible supervisor mode exit points. On a return from interrupt instructions (RTI, RTID, FRTID), if the instruction is in supervisor code space and the target instruction address of the return is in user code space, the hardware:
  - a. Swaps the SP holding the supervisor stack pointer with the "other" stack pointer register, activating the user stack pointer and saving the supervisor SP in the "other" SP register.
  - b. Passes control to the user mode code.If the return target is located in the supervisor address space, then no stack pointer exchange is required and control immediately passes to the target instruction.
5. Stack pointer swaps occur such that all faults and interrupts are processed on the supervisor stack.
6. Stack pointer swaps do not incur any delay (they occur with zero cycle overhead).

The transfer from supervisor to user mode is done by the execution of a RTI, RTID, or FRTID instruction in supervisor space with a target in user space. All other transfers from supervisor code space to user code space result in a fault.

The only allowable state transition from user code to supervisor code is via a fault or an interrupt. The preferred, graceful method for a user program to perform a system call to pass control to supervisor code is via the SWI instruction.

## 9.4 Programming Model Overview

The resource protection registers are available only when memory resource protection is enabled. These registers reside in the [MCM](#), and the addresses are offsets of the MCM's base address. The MCM is a supervisor-only space, so all registers must be accessed by supervisor code.

## 9.5 Memory Resource Protection Restrictions

In resource protection mode, the following restrictions apply:

- An attempt to execute the following supervisor-only instructions when in user mode produces an illegal fault:
  - FTRID
  - SWAP
- An attempt to execute the following instructions when in user mode results in an illegal fault if the target is in supervisor space:
  - RTI
  - RTID
- In resource protection mode, the following registers are supervisor only:
  - All shadow registers
- The SR (status register) bits [9:8] (interrupt mask level bits) cannot be modified by user code.

## 9.6 Base Address Setup

The UFLASHBAR and UPRAMBAR registers express the size of the portion of the flash memory or program RAM that is used for supervisor space when resource protection is enabled. The hardware manages this information correctly for accesses to flash memory or RAM for both program and data memory accesses.


### UFLASHBAR Example



If resource protection is enabled and the primary program/data flash memory size is 64 KB (32 KW), setting the UFLASHBAR to 8000h defines the supervisor access region to be 32 KB. As a result, for both the program memory map and the data memory map, the supervisor access region occupies the bottom half of the primary program/data flash memory space and the user access region occupies the upper 32 KB of the space.

- Program (PDB bus) accesses to flash memory use the program memory map.
- Data (XAB1 or XAB2 bus) accesses to flash memory use the data memory map.

**Total flash memory size = 64 KB**



**Figure 9-2. Flash Memory Base Address Setup Example**

### UPRAMBAR Example

If resource protection is enabled and the RAM size is 32 KB (16 KW), setting the UPRAMBAR to 4000h defines the supervisor access region to be 16 KB. As a result, for both the program memory map and the data memory map, the supervisor access region occupies the bottom half of the RAM space and the user access region occupies the upper 16 KB of the space.

- Program (PDB bus) accesses to RAM use the program memory map.
- Data (XAB1 or XAB2 bus) accesses to RAM use the data memory map.

Total PRAM size = 32 KB




Figure 9-3. RAM Base Address Setup Example

## 9.7 Programming Example

To set up MRP and enter user mode, follow these required steps:

1. Initialize the UFLASHBAR, setting the base address of the user region in flash memory.
2. Initialize the UPRAMBAR, setting the base address of the user region in RAM.
3. Set up the user stack pointer via the MCM\_SRPOSP register.
4. Enable resource protection using the MCM\_RPCRR[RPE] bit.
5. Push the desired user Status Register (SR) value and user Program Counter (PC) on the supervisor stack.
6. Execute a return from interrupt instruction (RTI, RTID, or FRTID), which reads the user Status Register (SR) value and user Program Counter (PC) from the supervisor stack to switch from supervisor to user mode.

It is recommended that user control is relinquished by the execution of an SWI instruction, returning control to the supervisor.

# Chapter 10

## Miscellaneous Control Module (MCM)

### 10.1 Introduction

The Miscellaneous Control Module (MCM) provides a myriad of miscellaneous control functions.

#### 10.1.1 Features

The MCM provides the following:

- Program-visible information about the configuration and revision of the core and select system peripherals
- Registers for capturing information about core and core-peripheral bus errors, if enabled
- Control and configuration of memory resource protection (MRP)

## 10.2 Memory Map/Register Descriptions

### Restriction

The MCM is a supervisor-only space. All MCM registers must be accessed by supervisor code.

In addition, each MCM register must be written in an access size equal to the register's width. For example, a 32-bit register must be written using a 32-bit access.

### NOTE

The base address and offsets for these registers are presented in terms of bytes.

### MCM memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
1_8008	Crossbar switch (AXBS) slave configuration (MCM_PLASC)	16	R	000Fh	<a href="#">10.2.1/145</a>
1_800A	Crossbar switch (AXBS) master configuration (MCM_PLAMC)	16	R	000Fh	<a href="#">10.2.2/145</a>
1_800C	Core control register (MCM_CPCR)	32	R/W	0000_0000h	<a href="#">10.2.3/146</a>
1_8010	Core fault address register (MCM_CFADR)	32	R	Undefined	<a href="#">10.2.4/147</a>
1_8014	Core fault attributes register (MCM_CFATR)	8	R	Undefined	<a href="#">10.2.5/148</a>
1_8015	Core fault location register (MCM_CFLOC)	8	R	00h	<a href="#">10.2.6/149</a>
1_8016	Core fault interrupt enable register (MCM_CFIER)	8	R/W	00h	<a href="#">10.2.7/150</a>
1_8017	MCM interrupt status register (MCM_CFISR)	8	R/W	00h	<a href="#">10.2.8/150</a>
1_8018	Core fault data register (MCM_CFDTR)	32	R	Undefined	<a href="#">10.2.9/151</a>
1_8020	Resource Protection Control Register (MCM_RPCR)	32	R/W	0000_0000h	<a href="#">10.2.10/152</a>
1_8024	User Flash Base Address Register (MCM_UFLASHBAR)	32	R/W	0000_0000h	<a href="#">10.2.11/153</a>
1_8028	User Program RAM Base Address Register (MCM_UPRAMBAR)	32	R/W	0000_0000h	<a href="#">10.2.12/153</a>
1_8030	Resource Protection Other Stack Pointer (MCM_SRPOSP)	32	R/W	0000_0000h	<a href="#">10.2.13/154</a>
1_8034	Memory Protection Illegal PC (MCM_SRPIPC)	32	R/W	0000_0000h	<a href="#">10.2.14/154</a>
1_8038	Resource Protection Misaligned PC (MCM_SRPMP)	32	R/W	0000_0000h	<a href="#">10.2.15/156</a>

## 10.2.1 Crossbar switch (AXBS) slave configuration (MCM\_PLASC)

The PLASC is a 16-bit read-only register identifying the presence/absence of bus slave connections to the device's Crossbar Switch (AXBS), plus a 1-bit flag defining the internal datapath width (DP64). The state of this register is defined by a module input signal; it can only be read from the programming model. Any attempted write is ignored.

Address: 1\_8000h base + 8h offset = 1\_8008h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Read	DP64		0						ASC								
Write																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

### MCM\_PLASC field descriptions

Field	Description
15 DP64	Indicates if the datapath is 32 or 64 bits wide 0 Datapath width is 32 bits 1 Datapath width is 64 bits
14–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 ASC	Each bit in the ASC field indicates if there is a corresponding connection to the AXBS slave input port. For this device, this field always read 0x0F. 0 A bus slave connection to AXBS input port <i>n</i> is absent 1 A bus slave connection to AXBS input port <i>n</i> is present

## 10.2.2 Crossbar switch (AXBS) master configuration (MCM\_PLAMC)

The PLAMC is a 16-bit read-only register identifying the presence/absence of bus master connections to the device's Crossbar Switch (AXBS). The state of this register is defined by a module input signal; it can only be read from the programming model. Any attempted write is ignored.

Address: 1\_8000h base + Ah offset = 1\_800Ah

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Read	0								AMC								
Write																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

### MCM\_PLAMC field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 AMC	Each bit in the AMC field indicates if there is a corresponding connection to the AXBS master input port. For this device, this field always reads 0x0F.  0 A bus master connection to AXBS input port <i>n</i> is absent 1 A bus master connection to AXBS input port <i>n</i> is present

### 10.2.3 Core control register (MCM\_CPCR)


The 32-bit CPCR provides a program-visible register for user-defined control functions. Typically it controls the configuration of various chip-level modules. The upper word of this register is used to control core functions.

#### Restriction

This register must be written in a 32-bit access to change the core configuration.

The Test Bitfield instructions cannot be used on this register.

Address: 1\_8000h base + Ch offset = 1\_800Ch



### MCM\_CPCR field descriptions

Field	Description
31 Reserved	This field is reserved. Must be written as 0. Writing 1 has unpredictable consequences for the timing of code execution. .
30–21 Reserved	This read-only bitfield is reserved and is reset to zero. Do not write to this bitfield (write only zeros) or indeterminate results will occur.  This field is reserved.
20 FCSDIS	Disable Flash Memory Controller stall  Disables the Flash Memory Controller's ability to allow a flash memory access to initiate when a flash memory command is executing.  0 Stall logic is enabled. While a flash memory command is executing, a flash memory access can occur without causing a bus error. The flash memory command completes execution, and then the flash memory access occurs. 1 Stall logic is disabled. While a flash memory command is executing, an attempted flash memory access causes a bus error.
19 IBDIS	Disable core instruction buffer  0 Core longword instruction buffer enabled 1 Core longword instruction buffer disabled
18 SRDIS	Disable core new shadow region  When this bit is 1, only the AGU shadow registers supported by the DSP56800E core are enabled. When this bit is 0, the additional AGU shadow registers on the DSP56800EX core are also enabled.  0 Core new shadow region enabled 1 Core new shadow region disabled
17 RCDIS	Disable core reverse carry  When this bit is 0, the core supports bit-reverse addressing mode. When this bit is 1, the core does not support this mode.  0 Core reverse carry enabled 1 Core reverse carry disabled
16 INSDIS	Disable instructions supported only by DSP56800EX core  The instructions supported only by the DSP56800EX core are the BFSC and 32-bit multiply and MAC instructions.  0 BFSC and 32-bit multiply and MAC instructions enabled 1 BFSC and 32-bit multiply and MAC instructions disabled
15–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.


#### 10.2.4 Core fault address register (MCM\_CFADR)

The CFADR is a read-only register indicating the address of the last core access terminated with an error response.

**NOTE**

This register is not initialized at reset, so its reset value is unknown.

Address: 1\_8000h base + 10h offset = 1\_8010h



\* Notes:

- x = Undefined at reset.

**MCM\_CFADR field descriptions**

Field	Description
31-0 ADDR	Indicates the faulting address of the last core access terminated with an error response.


**10.2.5 Core fault attributes register (MCM\_CFATR)**

The read-only CFATR register captures the processor’s attributes of the last faulted core access to the system bus.

**NOTE**

This register is not initialized at reset, so its reset value is unknown.

Address: 1\_8000h base + 14h offset = 1\_8014h



\* Notes:

- x = Undefined at reset.

**MCM\_CFATR field descriptions**

Field	Description
7 DIR	Direction of last faulted core access 0 Core read access 1 Core write access

*Table continues on the next page...*



**MCM\_CFATR field descriptions (continued)**

Field	Description
6-4 SIZE	Size of last faulted core access  000 8-bit 001 16-bit 010 32-bit Else Reserved
3 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
2 BUFFER	Indicates if last faulted core access was bufferable  0 Non-bufferable 1 Bufferable
1 Reserved	This field is reserved. This read-only field is reserved and always has the value 1.
0 TYPE	Type of last faulted core access  0 Instruction 1 Data

**10.2.6 Core fault location register (MCM\_CFLOC)**

The read-only CFLOC register indicates the location of the last captured fault.

Address: 1\_8000h base + 15h offset = 1\_8015h

Bit	7	6	5	4	3	2	1	0
Read	LOC				0			
Write								
Reset	0	0	0	0	0	0	0	0

**MCM\_CFLOC field descriptions**

Field	Description
7-6 LOC	Location of last captured fault  00 Error occurred on M0 (instruction bus) 01 Error occurred on M1 (operand A bus) 10 Error occurred on M2 (operand B bus) 11 Reserved
5-0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

## 10.2.7 Core fault interrupt enable register (MCM\_CFIER)

The CFIER register enables the system bus-error interrupt.

Address: 1\_8000h base + 16h offset = 1\_8016h

Bit	7	6	5	4	3	2	1	0
Read	ECFEI							0
Write								
Reset	0	0	0	0	0	0	0	0

### MCM\_CFIER field descriptions

Field	Description
7 ECFEI	Enable core fault error interrupt 0 Do not generate an error interrupt on a faulted system bus cycle 1 Generate an error interrupt to the interrupt controller on a faulted system bus cycle
6–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

## 10.2.8 MCM interrupt status register (MCM\_CFISR)

This register indicates if a core fault interrupt has occurred.

Address: 1\_8000h base + 17h offset = 1\_8017h

Bit	7	6	5	4	3	2	1	0
Read	CFEI							0
Write	w1c							
Reset	0	0	0	0	0	0	0	0

### MCM\_CFISR field descriptions

Field	Description
7 CFEI	<p>Core fault error interrupt flag</p> <p>Indicates if a bus fault has occurred. Writing a 1 clears this bit and negates the interrupt request. Writing a 0 has no effect.</p> <p><b>NOTE:</b> This bit reports core faults regardless of the setting of CFIER[ECFEI]. Therefore, if the error interrupt is disabled and a core fault occurs, this bit is set. Then, if the error interrupt is subsequently enabled, an interrupt is immediately requested. To prevent an undesired interrupt, clear the captured error by writing one to CFEI before enabling the interrupt.</p> <p>0 No bus error 1 A bus error has occurred. The faulting address, attributes (and possibly write data) are captured in the CFADR, CFATR, and CFDTR registers. The error interrupt is enabled only if CFIER[ECFEI] is set.</p>
6–0 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>


### 10.2.9 Core fault data register (MCM\_CFDTR)

The CFDTR is a read-only register for capturing the data associated with the last faulted processor write data access from the device’s internal bus. The CFDTR is valid only for faulted internal bus-write accesses; CFLOC[LOC] is cleared.

#### NOTE

This register is not initialized at reset, so its reset value is unknown.

Address: 1\_8000h base + 18h offset = 1\_8018h



- \* Notes:
- x = Undefined at reset.

### MCM\_CFDTR field descriptions

Field	Description
31–0 DATA	<p>Contains write data associated with the faulting access of the last internal bus write access. The data value is taken directly from the write data bus.</p> <p><b>NOTE</b> Read data is not captured.</p>

### 10.2.10 Resource Protection Control Register (MCM\_RPCR)

This register enables/disables memory resource protection (MRP) and locks/unlocks the values of the RP-related registers.

The DSC core provides resource protection functionality. Refer to the detailed MRP description for more information about how to use the RPCR and other RP registers.

#### NOTE

The following write accesses to the resource protection registers are ignored and result in a bus error:

- Any non-32-bit write
- Any attempted write when resource protection hardware features are not enabled
- Any attempted write when RPCR[RL] is set (reads are allowed when RPCR[RL] is set)

The bus error interrupt must be enabled; otherwise, the errors are ignored by the DSC core.

Address: 1\_8000h base + 20h offset = 1\_8020h

Bit	31	30	29	28	27	26	25	24		23	22	21	20	19	18	17	16
R	0																
W	0																
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
R	0															RL	RPE
W	0															0	0
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0


#### MCM\_RPCR field descriptions

Field	Description
31–2 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
1 RL	Register Lock  This bit controls whether the values of the UFLASHBAR, UPRAMBAR, SRPOSP, SRPIPC, and SRPMPC registers can be modified.  0 RP register values may be changed 1 RP registers are locked and may not be changed until after a system reset
0 RPE	Resource Protection Enable  0 Resource protection disabled 1 Resource protection enabled

### 10.2.11 User Flash Base Address Register (MCM\_UFLASHBAR)

This register defines the size of the portion of flash memory that is used for supervisor space when resource protection is enabled. The register can be used only when the RPCR[RPE] bit is 1, and its value can be changed only when the RPCR[RL] bit is 0.

Address: 1\_8000h base + 24h offset = 1\_8024h




#### MCM\_UFLASHBAR field descriptions

Field	Description
31–18 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
17–12 FBA	Flash Base Address for User Region  Supports 4 KB granularity
11–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

### 10.2.12 User Program RAM Base Address Register (MCM\_UPRAMBAR)

This register defines the size of the portion of program RAM that is used for supervisor space when resource protection is enabled. The register can be used only when the RPCR[RPE] bit is 1, and its value can be changed only when the RPCR[RL] bit is 0.

Address: 1\_8000h base + 28h offset = 1\_8028h



#### MCM\_UPRAMBAR field descriptions

Field	Description
31–15 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
14–8 RBA	Program RAM Base Address for User Region  Supports 256 byte granularity

Table continues on the next page...


**MCM\_UPRAMBAR field descriptions (continued)**

Field	Description
7-0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

**10.2.13 Resource Protection Other Stack Pointer (MCM\_SRPOSP)**

This register can be used only when the RPCR[RPE] bit is 1, and its value can be changed only when the RPCR[RL] bit is 0.

Address: 1\_8000h base + 30h offset = 1\_8030h



**MCM\_SRPOSP field descriptions**


Field	Description
31-24 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
23-0 SRPOSP	Resource protection "other" SP


**10.2.14 Memory Protection Illegal PC (MCM\_SRPIPC)**

This register can be used only when the RPCR[RPE] bit is 1, and its value can be changed only when the RPCR[RL] bit is 0.

This register's fault indicators apply only to faults resulting from supervisor and user access errors when resource protection is in effect. Other faults are not indicated in this register.

Address: 1\_8000h base + 34h offset = 1\_8034h






**MCM\_SRPIPC field descriptions**

Field	Description
31 SRPIFV	Resource Protection Illegal Fault Valid When set, this bit indicates an RP illegal PC fault has occurred and the contents of SRPIFPC and SRPIFOR fields are valid. A write of 1 to this bit clears both the SRPIFOR and SRPIFV bits.
30 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
29–21 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
20–0 SRPIFPC	Resource Protection Illegal Faulting PC This is the 21-bit illegal faulting PC only for a resource protection fault.

### 10.2.15 Resource Protection Misaligned PC (MCM\_SRPMPFC)

This register's fault indicators apply only to faults resulting from supervisor and user access errors when resource protection is in effect. Other faults are not indicated in this register.

Address: 1\_8000h base + 38h offset = 1\_8038h



#### MCM\_SRPMPFC field descriptions

Field	Description
31 SRPMFV	Resource Protection Misaligned Fault Valid When set, this bit indicates an RP misaligned PC fault has occurred and the contents of the SRPMFPC and SRPMFOR fields are valid. A write of 1 to this bit clears both the SRPMFOR and SRPMFV bits.
30 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
29–21 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
20–0 SRPMFPC	Resource Protection Misaligned Faulting PC This is the 21-bit misaligned faulting PC only for a resource protection data access fault.



## 10.3 Functional Description

This section describes the functional description of MCM module.

### 10.3.1 Core Data Fault Recovery Registers

To aid in recovery from certain types of access errors, the MCM module supports a number of registers that capture access address, attribute, and data information on bus cycles terminated with an error response. These registers can then be read during the resulting exception service routine and the appropriate recovery performed.

The details on the core fault recovery registers are provided in the above sections. It is important to note these registers are used to capture fault recovery information on any processor-initiated system bus cycle terminated with an error.



# Chapter 11

## System Integration Module (SIM)

### 11.1 Introduction

This specification describes the operation and functionality of the System Integration Module for this device.

#### 11.1.1 Overview

The System Integration Module (SIM) provides a variety of system control and status functions.

The system integration module is responsible for the following control/status functions:

- Reset control and status
- User accessible Software Control Registers which reset only at power on.
- Internal clock generation
- Implementation of STOP and WAIT low power modes and related clock gating
- System status registers
- Registers for software access to the JTAG ID of the chip and suggested trim values set at the factory
- Short addressing controls
- Test registers
- External and internal peripheral signal muxing control

These are discussed in more detail in the sections that follow.

#### 11.1.2 Features

The SIM interacts with a variety of other on-chip resources and provides the following services:

- Controls and sequences the release of internal reset signals.

- Generates peripheral clocks configurable over power modes.
- Manages low power mode entry and exit.
- Provides clock rate controls for selected peripherals.
- Selects the active peripheral function for IO when it is not used as GPIO.
- Provides write protection for safety critical memory mapped registers.
- Controls certain DSC core functions, including the base for short addressing mode and enablement of the test access port (TAP) and debug mode entry as well as core low power modes.
- Controls voltage regulator.
- Selects CLKOUT clock source.
- Controls inter-peripheral muxing and signal relationships.

### 11.1.3 Modes of Operation

Since the SIM is responsible for distributing clocks and resets across the chip, it must understand the various chip operating modes and take appropriate action. These include:

- **RESET Modes:** This is the sequencing of reset deassertion as part comes out of reset.
  - **Clock Reset Mode:** The DSC processor, all peripherals, and the CLKGEN module are all in reset.
  - **System and Core Reset Mode:** Clocks activate while the DSC core and peripherals remain in reset.
  - **Core-Only Reset Mode:** DSC core in reset while peripherals are activated.

#### NOTE

Core-only reset mode is required to provide time for the on-chip flash interface units to load part configuration data from flash and establish the boot address.

- **RUN Mode:** This is the primary mode of operation for this device. In this mode, the processor clocks, system clocks, and all enabled peripheral clocks are operational.
- **Debug Mode:** The DDSC processor is in debug mode (controlled via JTAG/EOnCE). All system and peripheral clocks with the exception of the COP and PWM's continue to run. The COP is disabled in debug mode and PWM outputs are optionally disabled (see the PWM details) to bypass undesired motor control operations.

- **WAIT Mode:** In WAIT mode, the core clock and system clocks are disabled but all enabled peripheral clocks continue to operate. The COP can optionally be stopped in WAIT mode. Similarly, the PWM outputs can optionally be switched off in WAIT mode to disable any motor from being driven.
- **STOP Mode:** In STOP mode, the core clock and system clocks are disabled. Individual peripheral clocks are also disabled unless specifically configured in the SIM to continue running in STOP mode (useful for generating STOP recovery interrupts from selected devices). The COP can optionally be stopped in STOP mode. If desired, the OCCS may be configured to disable the PLL and/or select a lower frequency clock source prior to entering STOP mode.

### NOTE

The power management controller (PMC) provides additional control of power consumption by supporting low-power states with reduced regulator drive capacity. The on-chip clock system (OCCS) module also influences power consumption by controlling the operating frequency of the system and peripheral clocks and by supporting the powering down of unused clock sources.

## 11.2 Memory Map and Register Descriptions

A write to an address without an associated register is a NOP. A read from an address without an associated register returns unknown data.

### SIM memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E400	Control Register (SIM_CTRL)	16	R/W	00C0h	<a href="#">11.2.1/163</a>
E401	Reset Status Register (SIM_RSTAT)	16	R	0004h	<a href="#">11.2.2/165</a>
E406	Most Significant Half of JTAG ID (SIM_MSHID)	16	R	1980h	<a href="#">11.2.3/166</a>
E407	Least Significant Half of JTAG ID (SIM_LSHID)	16	R	001Dh	<a href="#">11.2.4/167</a>
E408	Power Control Register (SIM_PWR)	16	R/W	0000h	<a href="#">11.2.5/167</a>
E40A	Clock Output Select Register (SIM_CLKOUT)	16	R/W	1020h	<a href="#">11.2.6/169</a>
E40B	Peripheral Clock Rate Register (SIM_PCR)	16	R/W	0400h	<a href="#">11.2.7/171</a>
E40C	Peripheral Clock Enable Register 0 (SIM_PCE0)	16	R/W	0000h	<a href="#">11.2.8/172</a>
E40D	Peripheral Clock Enable Register 1 (SIM_PCE1)	16	R/W	0000h	<a href="#">11.2.9/174</a>

Table continues on the next page...

**SIM memory map (continued)**

<b>Absolute address (hex)</b>	<b>Register name</b>	<b>Width (in bits)</b>	<b>Access</b>	<b>Reset value</b>	<b>Section/page</b>
E40E	Peripheral Clock Enable Register 2 (SIM_PCE2)	16	R/W	0000h	<a href="#">11.2.10/175</a>
E40F	Peripheral Clock Enable Register 3 (SIM_PCE3)	16	R/W	0000h	<a href="#">11.2.11/177</a>
E410	STOP Disable Register 0 (SIM_SD0)	16	R/W	0000h	<a href="#">11.2.12/178</a>
E411	Peripheral Clock STOP Disable Register 1 (SIM_SD1)	16	R/W	0000h	<a href="#">11.2.13/180</a>
E412	Peripheral Clock STOP Disable Register 2 (SIM_SD2)	16	R/W	0000h	<a href="#">11.2.14/182</a>
E413	Peripheral Clock STOP Disable Register 3 (SIM_SD3)	16	R/W	0000h	<a href="#">11.2.15/184</a>
E414	I/O Short Address Location Register (SIM_IOSAHI)	16	R/W	0000h	<a href="#">11.2.16/186</a>
E415	I/O Short Address Location Register (SIM_IOSALO)	16	R/W	0380h	<a href="#">11.2.17/186</a>
E416	Protection Register (SIM_PROT)	16	R/W	0000h	<a href="#">11.2.18/187</a>
E417	GPIOA LSBs Peripheral Select Register (SIM_GPSAL)	16	R/W	0000h	<a href="#">11.2.19/189</a>
E418	GPIOB LSBs Peripheral Select Register (SIM_GPSBL)	16	R/W	0000h	<a href="#">11.2.20/190</a>
E419	GPIOC LSBs Peripheral Select Register (SIM_GPSCL)	16	R/W	0000h	<a href="#">11.2.21/191</a>
E41A	GPIOC MSBs Peripheral Select Register (SIM_GPSCH)	16	R/W	0000h	<a href="#">11.2.22/192</a>
E41C	GPIOE LSBs Peripheral Select Register (SIM_GPSEL)	16	R/W	0000h	<a href="#">11.2.23/193</a>
E41E	GPIOF LSBs Peripheral Select Register (SIM_GPSFL)	16	R/W	0000h	<a href="#">11.2.24/194</a>
E41F	GPIOF MSBs Peripheral Select Register (SIM_GPSFH)	16	R/W	0000h	<a href="#">11.2.25/196</a>
E422	Internal Peripheral Select Register (SIM_IPSn)	16	R/W	0000h	<a href="#">11.2.26/196</a>
E423	Miscellaneous Register 0 (SIM_MISC0)	16	R/W	0000h	<a href="#">11.2.27/198</a>
E424	Peripheral Software Reset Register 0 (SIM_PSWR0)	16	R/W	0000h	<a href="#">11.2.28/199</a>
E425	Peripheral Software Reset Register 1 (SIM_PSWR1)	16	R/W	0000h	<a href="#">11.2.29/200</a>
E426	Peripheral Software Reset Register 2 (SIM_PSWR2)	16	R/W	0000h	<a href="#">11.2.30/201</a>
E427	Peripheral Software Reset Register 3 (SIM_PSWR3)	16	R/W	0000h	<a href="#">11.2.31/203</a>
E428	Power Mode Register (SIM_PWRMODE)	16	R/W	0000h	<a href="#">11.2.32/204</a>
E42C	Non-Volatile Memory Option Register 2 (High) (SIM_NVMOPT2H)	16	R	0220h	<a href="#">11.2.33/205</a>
E42D	Non-Volatile Memory Option Register 2 (Low) (SIM_NVMOPT2L)	16	R	7100h	<a href="#">11.2.34/205</a>
E445	Software Control Register (SIM_SCR0)	16	R/W	0000h	<a href="#">11.2.35/206</a>
E446	Software Control Register 1 (SIM_SCR1)	16	R/W	0000h	<a href="#">11.2.36/206</a>
E447	Software Control Register 2 (SIM_SCR2)	16	R/W	0000h	<a href="#">11.2.37/207</a>
E448	Software Control Register 3 (SIM_SCR3)	16	R/W	0000h	<a href="#">11.2.38/207</a>
E449	Software Control Register 4 (SIM_SCR4)	16	R/W	0000h	<a href="#">11.2.39/207</a>
E44A	Software Control Register (SIM_SCR5)	16	R/W	0000h	<a href="#">11.2.40/208</a>
E44B	Software Control Register 5 (SIM_SCR6)	16	R/W	0000h	<a href="#">11.2.41/208</a>
E44C	Software Control Register 6 (SIM_SCR7)	16	R/W	0000h	<a href="#">11.2.42/208</a>

## 11.2.1 Control Register (SIM\_CTRL)

Address: E400h base + 0h offset = E400h

Bit	15	14	13	12	11	10	9	8
Read	0					RST_FILT	0	DMAEbl
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	DMAEbl		OnceEbl	SWRst	STOP_disable		WAIT_disable	
Write								
Reset	1	1	0	0	0	0	0	0

### SIM\_CTRL field descriptions

Field	Description
15–11 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
10 RST_FILT	External Reset Padcell Input Filter Enable  This input controls an optional analog input filter on the padcell supporting the external reset input function. When enabled, the filter removes transient signals on the input at the expense of an increased input delay. When enabled, the filter affects all input functions supported by that padcell, including GPIO.  This bit is reset on POR only. The filter has two basic applications. When this pad is configured as an output function such as a GPIO output and the part is reset, the filter can remove transients that might result in a false indication of an external reset assertion in the SIM's RSTAT register. When this padcell is configured as the external reset input, the filter can filter out noise on the external reset to reduce the chance of an unintended external reset assertion.  The filter delay should be considered before enabling the filter, especially for safety critical applications.  0 Input filter on external reset disabled 1 Input filter on external reset enabled
9 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
8–6 DMAEbl	DMA Enable  This field controls whether DMA is enabled in RUN, WAIT, RUN and WAIT, or all modes. The DMA functions as a system bus master capable of performing IO on any address in data space. It also contains memory mapped registers through which it is configured. The DMA must be enabled to function either as a system bus master or to perform IO to its memory mapped registers.  <b>NOTE:</b> The DMA incorporates synchronous reset logic and must therefore be powered on at reset. It may subsequently be powered down at any time when not in use.  <b>NOTE:</b> Entry to stop mode affects in-progress DMA transactions differently than does entry to wait mode: <ul style="list-style-type: none"> <li>When the DMA module is configured to be disabled in stop mode: If any DMA transaction is in progress during stop mode entry, the transaction will complete before the MCU gates the DMA controller's clock.</li> <li>When the DMA module is configured to be disabled in wait mode: <ul style="list-style-type: none"> <li>If any DMA transaction is in progress during wait mode entry, the transaction might be incomplete and end prematurely when the MCU gates the DMA controller's clock.</li> <li>To avoid data loss, the user's application must ensure no DMA transaction is in progress during the entry to wait mode.</li> </ul> </li> </ul>

Table continues on the next page...

### SIM\_CTRL field descriptions (continued)

Field	Description
	000 DMA module is disabled. 001 DMA module is enabled in run mode only. 010 DMA module is enabled in run and wait modes only. 011 DMA module is enabled in all power modes. 100 DMA module is disabled and the DMAEbl field is write protected until the next reset. 101 DMA module is enabled in run mode only and the DMAEbl field is write protected until the next reset. 110 DMA module is enabled in run and wait modes only and the DMAEbl field is write protected until the next reset. 111 DMA module is enabled in all low power modes and the DMAEbl field is write protected until the next reset.
5 OnceEbl	OnCE Enable 0 The OnCE clock to the DSC core is enabled when the core TAP is enabled. 1 The OnCE clock to the DSC core is always enabled.
4 SWRst	SOFTWARE RESET Writing a 1 to this field causes a device reset.
3–2 STOP_disable	STOP Disable 00 Stop mode is entered when the DSC core executes a STOP instruction. 01 The DSC core STOP instruction does not cause entry into stop mode. 10 Stop mode is entered when the DSC core executes a STOP instruction, and the STOP_disable field is write protected until the next reset. 11 The DSC core STOP instruction does not cause entry into stop mode, and the STOP_disable field is write protected until the next reset.
1–0 WAIT_disable	WAIT Disable 00 Wait mode is entered when the DSC core executes a WAIT instruction. 01 The DSC core WAIT instruction does not cause entry into wait mode. 10 Wait mode is entered when the DSC core executes a WAIT instruction, and the WAIT_disable field is write protected until the next reset. 11 The DSC core WAIT instruction does not cause entry into wait mode, and the WAIT_disable field is write protected until the next reset.



## 11.2.2 Reset Status Register (SIM\_RSTAT)

This register is updated upon any system reset and indicates the cause of the most recent reset. It also controls whether the COP reset vector or regular reset vector in the vector table is used. This register is asynchronously reset during power-on reset and subsequently is synchronously updated based on the level of the external reset, software reset, or COP reset inputs. It is one-hot encoded, and only one source is ever indicated. In the event that multiple reset sources assert simultaneously, the source with highest precedence is indicated. The precedence from highest to lowest is POR, EXTR, COP\_LOR, COP\_CPU, and SWR. POR is always set during a power-on reset; however, POR is cleared and EXTR is set if the external reset pin is asserted or remains asserted after the power-on reset has deasserted.

Address: E400h base + 1h offset = E401h

Bit	15	14	13	12	11	10	9	8
Read	0							
Write	[Shaded]							
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	SWR	COP_WNDOW	COP_CPU	COP_LOR	EXTR	POR	0	
Write	[Shaded]							
Reset	0	0	0	0	0	1	0	0

**SIM\_RSTAT field descriptions**

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7 SWR	Software Reset Request  When set, this bit indicates that the previous system reset occurred as a result of a software reset (wrote 1 to SW Rst bit in the CTRL register). It will not be set if a COP, external, or POR reset also occurred.
6 COP_WNDOW	COP Window Time-out Reset  When set, this bit indicates that the previous system reset occurred as a result of a cop_window reset . It will not be set if an external reset, POR reset, COP CPU reset or COP loss of reference reset occurred . If COP_WINDOW is set as code starts executing the COP reset vector in the vector table will be used. Otherwise the normal reset vector is used.
5 COP_CPU	COP CPU Time-out Reset  When set, this bit indicates that the previous system reset was caused when the computer operating properly (COP) module signaled a CPU time-out reset. COP_CPU is not set if an external reset, POR, or

*Table continues on the next page...*

### SIM\_RSTAT field descriptions (continued)

Field	Description
	COP loss of reference reset also occurred. If COP_CPU is set as code starts executing, the COP reset vector in the vector table is used. Otherwise, the normal reset vector is used.
4 COP_LOR	COP Loss of Reference Reset  When set, this bit indicates that the previous system reset was caused when the computer operating properly (COP) module signaled a loss of reference clock reset. COP_LOR is not set if an external or POR also occurred. If COP_LOR is set as code starts executing, the COP reset vector in the vector table is used. Otherwise, the normal reset vector is used.
3 EXTR	External Reset  When set, this bit indicates that the previous system reset was caused by an external reset. EXTR is set only if the external reset pin was asserted or remained asserted after the power-on reset deasserted.
2 POR	Power-on Reset  This bit is set by a power-on reset.
1–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

### 11.2.3 Most Significant Half of JTAG ID (SIM\_MSHID)

This read-only register returns the most significant half of the JTAG ID for the device.

Address: E400h base + 6h offset = E406h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read		0		0	1		0		1				0			
Write																
Reset	0	0	0	1	1	0	0	1	1	0	0	0	0	0	0	0

#### SIM\_MSHID field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
11 Reserved	This field is reserved. This read-only field is reserved and always has the value 1.
10–9 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
8–7 Reserved	This field is reserved. This read-only field is reserved and always has the value 1.
6–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

## 11.2.4 Least Significant Half of JTAG ID (SIM\_LSHID)

This read-only register returns the least significant half of the JTAG ID for the device.

Address: E400h base + 7h offset = E407h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								1	1	1	0	1			
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	1

### SIM\_LSHID field descriptions

Field	Description
15–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4 Reserved	This field is reserved. This read-only field is reserved and always has the value 1.
3 Reserved	This field is reserved. This read-only field is reserved and always has the value 1.
2 Reserved	This field is reserved. This read-only field is reserved and always has the value 1.
1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
0 Reserved	This field is reserved. This read-only field is reserved and always has the value 1.

## 11.2.5 Power Control Register (SIM\_PWR)

This register contains control fields used to enable/disable the standby and powerdown modes of the large and small voltage regulators in the Power Management Controller module. The large regulator supplies digital standard cell core logic. The small regulator 2.7 V supply powers digital logic in hard blocks. The register independently controls the regulator mode. However, if the FTFA module's FOPT[0] bit is 1 (reflecting a power mode selection via the Flash Option register), writing to these control bits does not affect the regulators.

Address: E400h base + 8h offset = E408h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								SR12STDBY	SR27PDN	SR27STDBY	LRSTDBY				
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### SIM\_PWR field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–6 SR12STDBY	<p>Small Regulator 1.2 V Supply Standby Control</p> <p>This field controls the standby mode of the 1.2 V supply from the small voltage regulator. Standby mode has restricted drive capacity but substantially reduces power consumption. The field value can be optionally write protected.</p> <p>00 Small regulator 1.2 V supply placed in normal mode (default).            01 Small regulator 1.2 V supply placed in standby mode.            10 Small regulator 1.2 V supply placed in normal mode and SR12STDBY is write protected until chip reset.            11 Small regulator 1.2 V supply placed in standby mode and SR12STDBY is write protected until chip reset.</p>
5–4 SR27PDN	<p>Small Regulator 2.7 V Supply Powerdown Control</p> <p>This field controls the powerdown mode of the 2.7 V supply from the small voltage regulator. Powerdown mode shuts down the 2.7 V regulated supply from the small regulator and eliminates its power consumption. Analog modules powered by this supply should themselves be powered down before entering this mode. These controls are located in the OCCS module..</p> <p>00 Small regulator placed in normal mode (default).            01 Small regulator placed in powerdown mode.            10 Small regulator placed in normal mode and SR27PDN is write protected until chip reset.            11 Small regulator placed in powerdown mode and SR27PDN is write protected until chip reset.</p>
3–2 SR27STDBY	<p>Small Regulator 2.7 V Supply Standby Control</p> <p>This field controls the standby mode of the 2.7 V supply from the small voltage regulator. Standby mode has restricted drive capacity but substantially reduces power consumption. The field value can be optionally write protected.</p> <p>00 Small regulator 2.7 V supply placed in normal mode (default).            01 Small regulator 2.7 V supply placed in standby mode.            10 Small regulator 2.7 V supply placed in normal mode and SR27STDBY is write protected until chip reset.            11 Small regulator 2.7 V supply placed in standby mode and SR27STDBY is write protected until chip reset.</p>
1–0 LRSTDBY	<p>Large Regulator Standby Control</p> <p>This field controls the standby mode of the primary on-device voltage regulator. Standby mode reduces overall device power consumption but places significant constraints on the allowed operating frequency. Refer to the Power Management Controller module's description for details on standby mode. The field value can optionally be write protected.</p> <p>00 Large regulator placed in normal mode (default).            01 Large regulator placed in standby mode.            10 Large regulator placed in normal mode and LRSTDBY is write protected until device reset.            11 Large regulator placed in standby mode and LRSTDBY is write protected until device reset.</p>

## 11.2.6 Clock Output Select Register (SIM\_CLKOUT)

This register can be used to multiplex selected clocks generated inside the clock generation, SIM, and other internal modules onto the SIM CLKOUT clock output signal. This signal, in turn, is typically available to be brought out to an external pad. Glitches may be produced when the clock is enabled or switched. The delay from the clock source to the output is unspecified. The visibility of the waveform on the CLKOUT on an external pad is subject to the frequency limitations of the associated I/O cell.

Address: E400h base + Ah offset = E40Ah

Bit	15	14	13	12	11	10	9	8
Read	CLKODIV			CLKDIS1	Reserved		CLKOSEL1	
Write								
Reset	0	0	0	1	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	CLKOSEL1	Reserved	CLKDIS0	Reserved		CLKOSEL0		
Write								
Reset	0	0	1	0	0	0	0	0

### SIM\_CLKOUT field descriptions

Field	Description
15–13 CLKODIV	<p>CLKOUT divide factor</p> <p>Configures dividers on the CLKOUT0 and CLKOUT1 outputs used to reduce output frequencies to levels supported by their respective pad cells.</p> <p>000 Divide by 1                      001 Divide by 2                      010 Divide by 4                      011 Divide by 8                      100 Divide by 16                      101 Divide by 32                      110 Divide by 64                      111 Divide by 128</p>
12 CLKDIS1	<p>Disable for CLKOUT1</p> <p>0 CLKOUT1 output is enabled and outputs the signal indicated by CLKOSEL1                      1 CLKOUT1 is disabled</p>
11–10 Reserved	<p>This field is reserved.                      Always write 0 to this field for normal operation.</p>
9–7 CLKOSEL1	<p>CLKOUT1 Select</p> <p>Selects the clock source for the CLKOUT1 pin. The internal delay to the CLKOUT1 output is unspecified. The signal at the output pad is undefined when the CLKOUT1 signal frequency exceeds the rated frequency of the IO cell. CLKOUT1 may glitch when CLKDIS1, CLKOSEL1, or CLKODIV settings are changed.</p>

Table continues on the next page...

**SIM\_CLKOUT field descriptions (continued)**

Field	Description
	<p><b>NOTE:</b> Propagation of CLKOUT1 to an external pad requires the proper setting of the related GPSn and GPION_PER fields.</p> <p>The following settings define the signal to be output on CLKOUT1 based on the setting of the associated CLKDIS and CLKOSSEL fields.</p> <p>000 Function = SYS_CLK continuous after reset            001 Function = MSTR_2X continuous after reset            010 Function = DIV2_BUS_CLK continuous after reset            011 Function = MSTR_OSC (master clock) continuous after reset            100 Function = ROOSC_8M (8 MHz / 400 kHz relaxation oscillator clock )            101 Function = ROOSC_200K (200 kHz relaxation oscillator clock )            110 Reserved. For normal operation, do not write 11x.            111 Reserved. For normal operation, do not write 11x.</p>
6 Reserved	<p>This field is reserved.            Always write 0 to this bit for normal operation.</p>
5 CLKDIS0	<p>Disable for CLKOUT0</p> <p>0 CLKOUT0 output is enabled and outputs the signal indicated by CLKOSSEL0            1 CLKOUT0 is disabled</p>
4-3 Reserved	<p>This field is reserved.            Always write 0 to this field for normal operation.</p>
2-0 CLKOSSEL0	<p>CLKOUT0 Select</p> <p>Selects the clock source for the CLKOUT0 pin. The internal delay to the CLKOUT0 output is unspecified. The signal at the output pad is undefined when the CLKOUT0 signal frequency exceeds the rated frequency of the IO cell. CLKOUT0 may glitch when CLKDIS0, CLKOSSEL0, or CLKODIV settings are changed.</p> <p><b>NOTE:</b> Propagation of CLKOUT0 to an external pad requires the proper setting of the related GPSn and GPION_PER fields.</p> <p>The following settings define the signal to be output on CLKOUT0 based on the setting of the associated CLKDIS and CLKOSSEL fields.</p> <p>000 Function = SYS_CLK continuous after reset            001 Function = MSTR_2X continuous after reset            010 Function = DIV2_BUS_CLK continuous after reset            011 Function = MSTR_OSC (master clock) continuous after reset            100 Function = ROOSC_8M (8 MHz / 400 kHz relaxation oscillator clock )            101 Function = ROOSC_200K (200 kHz relaxation oscillator clock )            110 Reserved. For normal operation, do not write 11x.            111 Reserved. For normal operation, do not write 11x.</p>

### 11.2.7 Peripheral Clock Rate Register (SIM\_PCR)

By default, all peripherals are clocked at the system clock rate . Selected peripherals clocks can be clocked at two times this normal rate. This register enables high-speed clocking for peripherals that support it. High-speed peripheral clocking is dependent on the mstr\_2x clock output of the OCCS.

Peripherals should not be left in an enabled or operating mode while reconfiguring their clocks using the controls in the SIM or OCCS module. PCR bits should therefore be changed only while the applicable peripheral is disabled. Refer to the peripheral's description for details.

When a peripheral operates in high-speed mode, the I/O rate to the peripheral remains limited to the system clock rate because that is the rate at which the processor operates. For peripherals with a single clock input, that clock operates at the high-speed rate and a high-speed I/O gasket is used to coordinate I/O with the processor. For peripherals with separate I/O and "run" clocks, the I/O clock operates at the normal peripheral clock rate and only the "run" clock operates at the 2x high-speed rate.

Address: E400h base + Bh offset = E40Bh

Bit	15	14	13	12	11	10	9	8
Read	0		SCI0_CR	SCI1_CR	TMR	PWM	IIC_FILT	0
Write	0							0
Reset	0	0	0	0	0	1	0	0
Bit	7	6	5	4	3	2	1	0
Read	0							
Write	0							
Reset	0	0	0	0	0	0	0	0

**SIM\_PCR field descriptions**

Field	Description
15–14 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
13 SCI0_CR	SCI0 Clock Rate  This bit selects the clock speed for the SCI0 module.  0 SCI0 clock rate equals bus clock rate (default) 1 SCI0 clock rate equals 2X bus clock rate that is, 100MHz
12 SCI1_CR	SCI1 Clock Rate  This bit selects the clock speed for the SCI1 module.  0 SCI1 clock rate equals bus clock rate (default) 1 SCI1 clock rate equals 2X bus clock rate that is, 100 MHz

Table continues on the next page...

### SIM\_PCR field descriptions (continued)

Field	Description
11 TMR	<p>TMR Clock Rate</p> <p>This bit selects the clock speed for the TMR module.</p> <p>0 TMR clock rate equals bus clock rate (default). 1 TMR clock rate equals 2X bus clock rate that is, 100MHz.</p>
10 PWM	<p>PWM Clock Rate</p> <p>This bit selects the clock speed for the PWM module.</p> <p>0 PWM clock rate equals bus clock rate (default). 1 PWM clock rate equals 2X bus clock rate, ie 100MHz</p>
9 IIC_FILT	<p>IIC_FILT Clock Rate</p> <p>This bit selects the clock speed for the IIC_FILTER module.</p> <p>0 IIC FILTER clock rate equals bus clock rate (default). 1 IIC FILTER clock rate equals 2X bus clock rate that is, 100MHz</p>
8-0 Reserved	<p>This field is reserved.</p> <p>This read-only field is reserved and always has the value 0.</p>

## 11.2.8 Peripheral Clock Enable Register 0 (SIM\_PCE0)

The Peripheral Clock Enable registers enable or disable clocking of individual peripherals. Enabling the clocks of only peripherals that are in use can achieve significant power savings. When a peripheral's clock is disabled, no functionality, including I/O, is available to that peripheral.

Peripherals should not be left in an enabled or operating mode while their clocks are disabled or while their clocks are reconfigured using the controls in the SIM or OCCS module. PCE bits should therefore be changed only while the applicable peripheral is disabled. Refer to the peripheral's description for further details.

Enabled peripheral clocks still become disabled in STOP mode unless the peripheral's STOP Disable control in the SDn registers is set to 1.

### NOTE

The FTFA (flash) module does not have a PCE bit because it does not have a separate, distinct peripheral clock.

Address: E400h base + Ch offset = E40Ch

Bit	15	14	13	12	11	10	9	8
Read	TA0	TA1	TA2	TA3	0			
Write								
Reset	0	0	0	0	0	0	0	0



Bit	7	6	5	4	3	2	1	0
Read	0	GPIOA	GPIOB	GPIOC	GPIOD	GPIOE	GPIOF	0
Write								
Reset	0	0	0	0	0	0	0	0

**SIM\_PCE0 field descriptions**

Field	Description
15 TA0	TMRA0 IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.
14 TA1	TMRA1 IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.
13 TA2	TMRA2 IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.
12 TA3	TMRA3 IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.
11–7 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
6 GPIOA	GPIOA IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.
5 GPIOB	GPIOB IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.
4 GPIOC	GPIOC IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.
3 GPIOD	GPIOD IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.
2 GPIOE	GPIOE IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.
1 GPIOF	GPIOF IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.

Table continues on the next page...

### SIM\_PCE0 field descriptions (continued)

Field	Description
0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
0	The peripheral is not clocked.
1	The peripheral is clocked.

### 11.2.9 Peripheral Clock Enable Register 1 (SIM\_PCE1)

The Peripheral Clock Enable registers enable or disable clocking of individual peripherals. Enabling the clocks of only peripherals that are in use can achieve significant power savings. When a peripheral's clock is disabled, no functionality, including I/O, is available to that peripheral.

Peripherals should not be left in an enabled or operating mode while their clocks are disabled or while their clocks are reconfigured using the controls in the SIM or OCCS module. PCE bits should therefore be changed only while the applicable peripheral is disabled. Refer to the peripheral's description for further details.

Enabled peripheral clocks still become disabled in STOP mode unless the peripheral's STOP Disable control in the SDn registers is set to 1.

Address: E400h base + Dh offset = E40Dh

Bit	15	14	13	12	11	10	9	8
Read	0	DACB	DACA	SCI0	SCI1	0	QSPI0	QSPI1
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	0	IIC0	0				MSCAN	
Write								
Reset	0	0	0	0	0	0	0	0

### SIM\_PCE1 field descriptions

Field	Description
15 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
14 DACB	12bit DACB IPBus Clock Enable 0 12bit DACB is not clocked. 1 12bit DACB is clocked.
13 DACA	12bit DACA IPBus Clock Enable

Table continues on the next page...

**SIM\_PCE1 field descriptions (continued)**

Field	Description
	0 12bit DACA is not clocked. 1 12bit DACA is clocked.
12 SCI0	SCI0 IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.
11 SCI1	SCI1 IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.
10 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
9 QSPI0	QSPI0 IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.
8 QSPI1	QSPI1 IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.
7 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
6 IIC0	IIC0 IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.
5–1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
0 MSCAN	MSCAN IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.

### 11.2.10 Peripheral Clock Enable Register 2 (SIM\_PCE2)

The Peripheral Clock Enable registers enable or disable clocking of individual peripherals. Enabling the clocks of only peripherals that are in use can achieve significant power savings. When a peripheral's clock is disabled, no functionality, including I/O, is available to that peripheral.

Peripherals should not be left in an enabled or operating mode while their clocks are disabled or while their clocks are reconfigured using the controls in the SIM or OCCS module. PCE bits should therefore be changed only while the applicable peripheral is disabled. Refer to the peripheral's description for further details.

Enabled peripheral clocks still become disabled in STOP mode unless the peripheral's STOP Disable control in the SDn registers is set to 1.

Address: E400h base + Eh offset = E40Eh

Bit	15	14	13	12	11	10	9	8
Read	0			CMPA	CMPB	CMPC	CMPD	0
Write	0							0
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	CYCADC	0	CRC	0	PIT0	PIT1	0	
Write								
Reset	0	0	0	0	0	0	0	0

### SIM\_PCE2 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12 CMPA	CMPA IPBus Clock Enable (enables both CMP and 6-bit reference DAC) 0 The peripheral is not clocked. 1 The peripheral is clocked.
11 CMPB	CMPB IPBus Clock Enable (enables both CMP and 6-bit reference DAC) 0 The peripheral is not clocked. 1 The peripheral is clocked.
10 CMPC	CMPC IPBus Clock Enable (enables both CMP and 6-bit reference DAC) 0 The peripheral is not clocked. 1 The peripheral is clocked.
9 CMPD	CMPD IPBus Clock Enable (enables both CMP and 6-bit reference DAC) 0 The peripheral is not clocked. 1 The peripheral is clocked.
8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7 CYCADC	Cyclic ADC IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.
6 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
5 CRC	CRC IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.
4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3 PIT0	Programmable Interval Timer IPBus Clock Enable

Table continues on the next page...

**SIM\_PCE2 field descriptions (continued)**

Field	Description
	0 The peripheral is not clocked. 1 The peripheral is clocked.
2 PIT1	Programmable Interval Timer IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.
1-0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

**11.2.11 Peripheral Clock Enable Register 3 (SIM\_PCE3)**

The Peripheral Clock Enable registers enable or disable clocking of individual peripherals. Enabling the clocks of only peripherals that are in use can achieve significant power savings. When a peripheral's clock is disabled, no functionality, including I/O, is available to that peripheral.

Peripherals should not be left in an enabled or operating mode while their clocks are disabled or while their clocks are reconfigured using the controls in the SIM or OCCS module. PCE bits should therefore be changed only while the applicable peripheral is disabled. Refer to the peripheral's description for further details.

Enabled peripheral clocks still become disabled in STOP mode unless the peripheral's STOP Disable control in the SDn registers is set to 1.

Address: E400h base + Fh offset = E40Fh

Bit	15	14	13	12	11	10	9	8
Read	0							
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	PWMACH0	PWMACH1	PWMACH2	PWMACH3	0			
Write								
Reset	0	0	0	0	0	0	0	0

**SIM\_PCE3 field descriptions**

Field	Description
15-8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7 PWMACH0	PWMA Channel 0 IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.

*Table continues on the next page...*

**SIM\_PCE3 field descriptions (continued)**

Field	Description
6 PWMACH1	PWMA Channel 1 IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.
5 PWMACH2	PWMA Channel 2 IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.
4 PWMACH3	PWMA Channel 3 IPBus Clock Enable 0 The peripheral is not clocked. 1 The peripheral is clocked.
3–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

**11.2.12 STOP Disable Register 0 (SIM\_SD0)**

By default, peripheral clocks are disabled in stop mode to maximize power savings. The stop disable controls in the SD register override individual peripheral clocks so that they continue to operate in stop mode. Because asserting an interrupt makes the system return to run mode, this feature is provided so that selected peripherals can continue to operate in stop mode for the purpose of generating a wakeup interrupt.

For power-conscious applications, only an essential set of peripherals should be configured to remain operational in stop mode.

Peripherals should be put in a non-operating (disabled) configuration before the device enters stop mode unless their corresponding STOP Disable control is set to 1. Refer to the peripheral's description for details. IP bus reads and writes cannot be made to a module that has its clock disabled.

The SD register controls have lower priority than the PCE (Peripheral Clock Enable) register controls. If the peripheral PCE control is set to 0, the peripheral clock is disabled in all modes, including stop mode.

**NOTE**

The FTFA (flash) module does not have an SD bit because it does not have a distinct peripheral clock that can be gated.

Address: E400h base + 10h offset = E410h

Bit	15	14	13	12	11	10	9	8
Read	TA0	TA1	TA2	TA3	0			
Write								
Reset	0	0	0	0	0	0	0	0

Bit	7	6	5	4	3	2	1	0
Read	0	GPIOA	GPIOB	GPIOC	GPIOD	GPIOE	GPIOF	0
Write								
Reset	0	0	0	0	0	0	0	0

**SIM\_SD0 field descriptions**

Field	Description
15 TA0	<p>TMRA0 IPBus STOP Disable</p> <p>This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled.</p> <p>0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.</p>
14 TA1	<p>TMRA1 IPBus STOP Disable</p> <p>This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled.</p> <p>0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.</p>
13 TA2	<p>TMRA2 IPBus STOP Disable</p> <p>This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled.</p> <p>0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.</p>
12 TA3	<p>TMRA3 IPBus STOP Disable</p> <p>This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled.</p> <p>0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.</p>
11–7 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
6 GPIOA	<p>GPIOA IPBus STOP Disable</p> <p>This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled.</p> <p>0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.</p>
5 GPIOB	<p>GPIOB IPBus STOP Disable</p> <p>This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled.</p> <p>0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.</p>
4 GPIOC	<p>GPIOC IPBus STOP Disable</p>

Table continues on the next page...

**SIM\_SD0 field descriptions (continued)**

Field	Description
	<p>This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled.</p> <p>0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.</p>
3 GPIOD	<p>GPIOD IPBus STOP Disable</p> <p>This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled.</p> <p>0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.</p>
2 GPIOE	<p>GPIOE IPBus STOP Disable</p> <p>This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled.</p> <p>0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.</p>
1 GPIOF	<p>GPIOF IPBus STOP Disable</p> <p>This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled.</p> <p>0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.</p>
0 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>

**11.2.13 Peripheral Clock STOP Disable Register 1 (SIM\_SD1)**

By default, peripheral clocks are disabled in stop mode to maximize power savings. The stop disable controls in the SD register override individual peripheral clocks so that they continue to operate in stop mode. Because asserting an interrupt makes the system return to run mode, this feature is provided so that selected peripherals can continue to operate in stop mode for the purpose of generating a wakeup interrupt.

For power-conscious applications, only an essential set of peripherals should be configured to remain operational in stop mode.

Peripherals should be put in a non-operating (disabled) configuration before the device enters stop mode unless their corresponding STOP Disable control is set to 1. Refer to the peripheral's description for details. IP bus reads and writes cannot be made to a module that has its clock disabled.



The SD register controls have lower priority than the PCE (Peripheral Clock Enable) register controls. If the peripheral PCE control is set to 0, the peripheral clock is disabled in all modes, including stop mode.

Address: E400h base + 11h offset = E411h

Bit	15	14	13	12	11	10	9	8
Read	0	DACB	DACA	SCI0	SCI1	0	QSPI0	QSPI1
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	Reserved	IIC0	0				MSCAN	
Write								
Reset	0	0	0	0	0	0	0	0

**SIM\_SD1 field descriptions**

Field	Description
15 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
14 DACB	DACB IPBus STOP Disable This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled. 0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.
13 DACA	DACA IPBus STOP Disable This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled. 0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.
12 SCI0	SCI0 IPBus STOP Disable This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled. 0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.
11 SCI1	SCI1 IPBus STOP Disable This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled. 0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.
10 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
9 QSPI0	QSPI0 IPBus STOP Disable This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled.

Table continues on the next page...

**SIM\_SD1 field descriptions (continued)**

Field	Description
	0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.
8 QSPI1	QSPI1 IPBus STOP Disable  This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled.  0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.
7 Reserved	This field is reserved.
6 IIC0	IIC0 IPBus STOP Disable  This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled.  0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode, but the IIC0 module will not enter stop mode.
5–1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
0 MSCAN	MSCAN IPBus STOP Disable  This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled.  0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.

### 11.2.14 Peripheral Clock STOP Disable Register 2 (SIM\_SD2)

By default, peripheral clocks are disabled in stop mode to maximize power savings. The stop disable controls in the SD register override individual peripheral clocks so that they continue to operate in stop mode. Because asserting an interrupt makes the system return to run mode, this feature is provided so that selected peripherals can continue to operate in stop mode for the purpose of generating a wakeup interrupt.

For power-conscious applications, only an essential set of peripherals should be configured to remain operational in stop mode.

Peripherals should be put in a non-operating (disabled) configuration before the device enters stop mode unless their corresponding STOP Disable control is set to 1. Refer to the peripheral's description for details. IP bus reads and writes cannot be made to a module that has its clock disabled.

The SD register controls have lower priority than the PCE (Peripheral Clock Enable) register controls. If the peripheral PCE control is set to 0, the peripheral clock is disabled in all modes, including stop mode.

Address: E400h base + 12h offset = E412h

Bit	15	14	13	12	11	10	9	8
Read	0			CMPA	CMPB	CMPC	CMPD	0
Write	[Greyed out]			[Greyed out]	[Greyed out]	[Greyed out]	[Greyed out]	[Greyed out]
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	CYCADC	0	CRC	0	PIT0	PIT1	0	
Write	[Greyed out]	[Greyed out]	[Greyed out]	[Greyed out]	[Greyed out]	[Greyed out]	[Greyed out]	
Reset	0	0	0	0	0	0	0	0

**SIM\_SD2 field descriptions**

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12 CMPA	CMPA IPBus STOP Disable (disables both CMP and 6-bit reference DAC)  This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled.  0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.
11 CMPB	CMPB IPBus STOP Disable (disables both CMP and 6-bit reference DAC)  This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled.  0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.
10 CMPC	CMPC IPBus STOP Disable (disables both CMP and 6-bit reference DAC)  This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled.  0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.
9 CMPD	CMPD IPBus STOP Disable (disables both CMP and 6-bit reference DAC)  This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled.  0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.
8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7 CYCADC	Cyclic ADC IPBus STOP Disable  This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled.

Table continues on the next page...

**SIM\_SD2 field descriptions (continued)**

Field	Description
	0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.
6 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
5 CRC	CRC IPBus STOP Disable  This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled.  0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.
4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3 PIT0	Programmable Interval Timer IPBus STOP Disable  This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled.  0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.
2 PIT1	Programmable Interval Timer IPBus STOP Disable  This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled.  0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.
1-0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

**11.2.15 Peripheral Clock STOP Disable Register 3 (SIM\_SD3)**

By default, peripheral clocks are disabled in stop mode to maximize power savings. The stop disable controls in the SD register override individual peripheral clocks so that they continue to operate in stop mode. Because asserting an interrupt makes the system return to run mode, this feature is provided so that selected peripherals can continue to operate in stop mode for the purpose of generating a wakeup interrupt.

For power-conscious applications, only an essential set of peripherals should be configured to remain operational in stop mode.

Peripherals should be put in a non-operating (disabled) configuration before the device enters stop mode unless their corresponding STOP Disable control is set to 1. Refer to the peripheral's description for details. IP bus reads and writes cannot be made to a module that has its clock disabled.

The SD register controls have lower priority than the PCE (Peripheral Clock Enable) register controls. If the peripheral PCE control is set to 0, the peripheral clock is disabled in all modes, including stop mode.

Address: E400h base + 13h offset = E413h

Bit	15	14	13	12	11	10	9	8
Read	0							
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	PWMACH0	PWMACH1	PWMACH2	PWMACH3	0			
Write								
Reset	0	0	0	0	0	0	0	0

**SIM\_SD3 field descriptions**

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7 PWMACH0	PWMA Channel 0 IPBus STOP Disable This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled. 0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.
6 PWMACH1	PWMA Channel 1 IPBus STOP Disable This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled. 0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.
5 PWMACH2	PWMA Channel 2 IPBus STOP Disable This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled. 0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.
4 PWMACH3	PWMA Channel 3 IPBus STOP Disable This bit enables peripheral clocking during stop mode to the indicated peripheral provided the corresponding PCEn bit is set to 1 so that the peripheral clock itself is enabled. 0 The peripheral is not clocked in stop mode. 1 The peripheral is clocked in stop mode.
3–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

### 11.2.16 I/O Short Address Location Register (SIM\_IOSAHI)

The I/O short address location registers specify the memory referenced through the I/O short address mode, which allows the instruction to specify the lower 6 bits of the address. The upper address bits are not directly controllable. The I/O short address location registers allow limited control of the full address.

With this register set, an interrupt driver can set the combined ISAL register to point to its peripheral registers and then use the I/O short addressing mode to reference them. The ISR should restore this register to its previous contents prior to returning from interrupt.

**NOTE**

The default value of this register points to the beginning of the off-platform peripheral region at \$E000.

**NOTE**

The pipeline delay between setting this register set and using short I/O addressing with the new value is 5 cycles.

Address: E400h base + 14h offset = E414h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0														ISAL[23:22]	
Write	0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**SIM\_IOSAHI field descriptions**

Field	Description
15–2 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
1–0 ISAL[23:22]	Bits 23:22 of the address The I/O short address is calculated by concatenating the combined ISAL value with the 6-bit short address from the CPU short address opcode.

### 11.2.17 I/O Short Address Location Register (SIM\_IOSALO)

The I/O short address location registers specify the memory referenced through the I/O short address mode, which allows the instruction to specify the lower 6 bits of the address. The upper address bits are not directly controllable. The I/O short address location registers allow limited control of the full address.

With this register set, an interrupt driver can set the combined ISAL register to point to its peripheral registers and then use the I/O short addressing mode to reference them. The ISR should restore this register to its previous contents prior to returning from interrupt.

**NOTE**

The default value of this register points to the beginning of the off-platform peripheral region at \$E000.

**NOTE**

The pipeline delay between setting this register set and using short I/O addressing with the new value is 5 cycles.

Address: E400h base + 15h offset = E415h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	ISAL[21:6]															
Write	ISAL[21:6]															
Reset	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	0

**SIM\_IOSALO field descriptions**

Field	Description
15–0 ISAL[21:6]	Bits 21:6 of the address  The I/O short address is calculated by concatenating the combined ISAL value with the 6-bit short address from the CPU short address opcode.

**11.2.18 Protection Register (SIM\_PROT)**

This register provides write protection of selected control fields for safety critical applications. The primary purpose is to prevent unsafe conditions due to the unintentional modification of these fields between the onset of a code runaway and a reset by the COP watchdog. GPIO and Internal Peripheral Select Protection (GIPSP) write protects the registers in the SIM, XBAR, AOI, and GPIO modules that control inter-peripheral signal multiplexing and I/O cell configuration. Peripheral Clock Enable Protection (PCEP) write protects the SIM registers that contain peripheral-specific clock controls. GDP provides write protection of the GPIO Port D registers separately from the other ports protected by the GIPSP field. Some peripherals provide additional safety features. Refer to peripheral descriptions for details.

GIPSP protects the contents of the SIM registers that control multiplexing of inter-peripheral connections (GPSn and IPSn) as well as all inter-peripheral XBAR and AOI registers. GIPSP also write protects some registers in the GPIO module other than for port D, including the GPIOn\_PER registers that select between peripheral and GPIO ownership of the I/O cell, the GPIOn\_PPMODE registers the control the I/O cell's push/pull mode, and GPIOn\_DRIVE registers that control the I/O cell's drive strength.

GDP provides write protection for the GPIO Port D registers, which include JTAG and reset functionality. These include GPIO\_D\_PER, GPIO\_D\_PPMODE, and GPIO\_D\_DRIVE as well as the GPSDL register.

PCEP write protects the SIM peripheral clock enable registers (PCEn), the SIM peripheral stop disable registers (SDn), the SIM peripheral software reset registers (PSWRn), and the SIM peripheral clock rate registers (PCR).

For flexibility, write protection control values may themselves be optionally locked (write protected). To this end, protection controls in this register have two bit values. The right bit determines the setting of the control, and the left bit determines whether the value is locked. While a protection control remains unlocked, protection can be disabled and re-enabled as desired. When a protection control is locked, its value can be altered only by a device reset, which restores its default non-locked value.

Address: E400h base + 16h offset = E416h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								PMODE		GDP		PCEP		GIPSP	
Write	0								0		0		0		0	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### SIM\_PROT field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–6 PMODE	Power Mode Control Write Protection Enables write protection of the PWRMODE register.  00 Write protection off (default). 01 Write protection on. 10 Write protection off and locked until chip reset. 11 Write protection on and locked until chip reset.
5–4 GDP	GPIO Port D Protection Enables write protection of GPIO_D_PER, GPIO_D_PPMODE, and GPIO_D_DRIVE registers. This field also write protects the GPSDL register and CTRL[RST_FILT] bit. GPIO Port D contains JTAG and reset functions that are protected separately from other GPIO ports.  00 Write protection off (default). 01 Write protection on. 10 Write protection off and locked until chip reset. 11 Write protection on and locked until chip reset.
3–2 PCEP	Peripheral Clock Enable Protection Enables write protection of all fields in the PCEn, SDn, PSWRn, and PCR registers.  00 Write protection off (default). 01 Write protection on.

*Table continues on the next page...*



### SIM\_PROT field descriptions (continued)

Field	Description
	10 Write protection off and locked until chip reset. 11 Write protection on and locked until chip reset.
1–0 GIPSP	GPIO and Internal Peripheral Select Protection  Enables write protection of GPSn and IPSn registers in the SIM. This field also write protects registers in other modules including all XBAR, AOI, GPIO <sub>n</sub> _PER, GPIO <sub>n</sub> _PPMODE, and GPIO <sub>n</sub> _DRIVE registers. This field does not protect GPIO Port D registers or the GPSDL register; the GDP field provides that protection.  00 Write protection off (default). 01 Write protection on. 10 Write protection off and locked until chip reset. 11 Write protection on and locked until chip reset.

#### 11.2.19 GPIOA LSBs Peripheral Select Register (SIM\_GPSAL)

Most I/O pads have an associated GPIO function that, when enabled, can control and observe the I/O pad. As an alternative to the GPIO function, most I/O can be configured to connect to one of several internal peripheral functions. When the GPIO<sub>n</sub>\_PER bit for an I/O is set to 0, the associated GPIO has control of the I/O to the exclusion of any internal peripheral function. The GPIO<sub>n</sub>\_PER bit for an I/O must be set to 1 for the I/O to access any of its internal peripheral functions. If an I/O pad can be configured to connect to one of several peripheral functions, the GPSn field for that GPIO is used to select the active peripheral function.

#### NOTE

A GPIO with only one peripheral function does not require a GPS field. That peripheral function is always enabled when the PER field of the corresponding GPIO is set to 1.

In some cases there are multiple I/O pads, each of which can be configured via their GPIO<sub>n</sub>\_PER and SIM GPS settings to connect to the same internal peripheral function. If more than one I/O is connected to the same peripheral output function, the peripheral output signal safely fans out to each of these I/O. However, if more than one I/O is connected to the same peripheral input signal, that peripheral input is the logical OR or AND of these multiple sources and is therefore invalid. As a result, at most one I/O should be configured to control a specific peripheral input function.

The user may opt not to use a specific peripheral input or output function. If no I/O is configured to observe a peripheral output function, then the peripheral output signal is inaccessible. If no I/O is configured to control a peripheral input signal, that peripheral input is tied to an application-appropriate constant value.

When a GPIO's internal peripheral functions include a connection to an output of an Internal Crossbar Switch (XBAR) module, that GPIO can be driven by any input to the XBAR by properly configuring the XBAR module. Similarly, when a GPIO's internal functions include a connection to an input of an Internal Crossbar Switch (XBAR) module, that GPIO can feed any device fed by the XBAR's outputs by properly configuring the XBAR module.

GPSn settings should not be altered while an affected peripheral is in an enabled (operational) configuration. See the peripheral's description for further details.

Address: E400h base + 17h offset = E417h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0															
Write	A0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### SIM\_GPSAL field descriptions

Field	Description
15–1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
0 A0	Configure GPIO A0 0 Function = ANA0/CMPA3; Peripheral = ADC/CMPA; Direction = AN_IN 1 Function = CMPC_O; Peripheral = CMPC; Direction = OUT

## 11.2.20 GPIOB LSBs Peripheral Select Register (SIM\_GPSBL)

See the description of the GPSAL register.

Address: E400h base + 18h offset = E418h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0												B1	0		
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### SIM\_GPSBL field descriptions

Field	Description
15–3 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
2 B1	Configure GPIO B1 0 Function = ANB1/CMPB_IN0; Peripheral = ADC/CMPB; Direction = AN_IN 1 Function = DACB; Peripheral = DAC; Direction = OUT

*Table continues on the next page...*

**SIM\_GPSBL field descriptions (continued)**

Field	Description
1–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

**11.2.21 GPIOC LSBs Peripheral Select Register (SIM\_GPSCL)**

See the description of the GPSAL register.

Address: E400h base + 19h offset = E419h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	C7		C6		0	C5	C4		C3		C2		0		C0	
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**SIM\_GPSCL field descriptions**

Field	Description
15–14 C7	Configure GPIO C7 00 Function = SS0_B; Peripheral = SPI0; Direction = IO 01 Function = TXD0; Peripheral = SCI0; Direction = IO 10 Function = XBIN_8; Peripheral = XBARA; Direction = IO 11 Reserved
13–12 C6	Configure GPIO C6 00 Function = TA2; Peripheral = TMRA; Direction = IO 01 Function = XB_IN3; Peripheral = XBAR; Direction = IN 10 Function = CMPREF; Peripheral = HSCMP A/B/C /D ; Direction = AN_IN 11 Function: SS0_B; Periph: SPI0; Direction: IO
11 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
10 C5	Configure GPIO C5 0 Function = DACA; Peripheral = DAC; Direction = AN_OUT 1 Function = XB_IN7; Peripheral = XBAR; Direction = IN
9–8 C4	Configure GPIO C4 00 Function = TA1; Peripheral = TMRA; Direction = IO 01 Function = CMPB_O; Peripheral = CMPB; Direction = OUT 10 Function = XB_IN6; Peripheral = XBAR; Direction = IN 11 Function = EWM_OUT_B; Peripheral = EWM; Direction = OUT
7–6 C3	Configure GPIO C3 00 Function = TA0; Peripheral = TMRA; Direction = IO 01 Function = CMPA_O; Peripheral = CMPA; Direction = OUT

Table continues on the next page...

### SIM\_GPSCL field descriptions (continued)

Field	Description
	10 Function = RXD0; Peripheral = SCI0; Direction = IN 11 Function = CLKIN1; Peripheral = SIM; Direction = IN
5–4 C2	Configure GPIO C2 00 Function = TXD0; Peripheral = SCI0; Direction = IO 01 Function = XBOUN_11; Peripheral = XBARA; Direction = OUT 10 Function = XB_IN2; Peripheral = XBAR; Direction = IN 11 Function = CLKOUT0; Peripheral = SIM; Direction = OUT
3–1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
0 C0	Configure GPIO C0 0 Function = EXTAL; Peripheral = OSC; Direction = AN_IN 1 Function = CLKIN; Peripheral = OCCS; Direction = IN

### 11.2.22 GPIOC MSBs Peripheral Select Register (SIM\_GPSCH)

See the description of the GPSAL register.

Address: E400h base + 1Ah offset = E41Ah

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read																
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### SIM\_GPSCH field descriptions

Field	Description
15–14 C15	Configure GPIO C15 00 Function = SCL0; Peripheral = IIC0; Direction = OD_IO 01 Function = XB_OUT5; Peripheral = XBAR; Direction = OUT 10 Function = PWM_FAULT5; Peripheral = PWM; Direction = IN 11 Reserved
13–12 C14	Configure GPIO C14 00 Function = SDA0; Peripheral = IIC0; Direction = OD_IO 01 Function = XB_OUT4; Peripheral = XBAR; Direction = OUT 10 Function = PWM_FAULT4; Peripheral = PWM; Direction = OD_IO 11 Reserved
11–10 C13	Configure GPIO C13 00 Function = TA3; Peripheral = TMRA; Direction = IO 01 Function = XB_IN6; Peripheral = XBAR; Direction = IN

Table continues on the next page...

**SIM\_GPSCH field descriptions (continued)**

Field	Description
	10 Function = EWM_OUT_B; Peripheral = EWM; Direction = OUT 11 Reserved
9–8 C12	Configure GPIO C12 00 Function = CANRX; Peripheral = MSCAN; Direction = IN 01 Function = SDA0; Peripheral = IIC0; Direction = OD_IO 10 Function = RXD1; Peripheral = SCI1; Direction = IN 11 Reserved
7–6 C11	Configure GPIO C11 00 Function = CANTX; Peripheral = MSCAN; Direction = OD_OUT 01 Function = SCL0; Peripheral = IIC0; Direction = OD_IO 10 Function = TXD1; Peripheral = SCI1; Direction = IO 11 Reserved
5–4 C10	Configure GPIO C10 00 Function = MOSI0; Peripheral = SPI0; Direction = IO 01 Function = XB_IN5; Peripheral = XBAR; Direction = IN 10 Function = MISO0; Peripheral = SPI0; Direction = IO 11 Function = XB_OUT9; Peripheral = XBAR; Direction = IN
3–2 C9	Configure GPIO C9 00 Function = SCLK0; Peripheral = SPI0; Direction = IO 01 Function = XB_IN4; Peripheral = XBAR; Direction = IN 10 Function = TXD0; Peripheral = SCI0; Direction = IO 11 Function = XB_OUT8; Peripheral = XBAR; Direction = IN
1–0 C8	Configure GPIO C8 00 Function = MISO0; Peripheral = SPI0; Direction = IO 01 Function = RXD0; Peripheral = SCI0; Direction = IN 10 Function = XB_IN9; Peripheral = XBAR; Direction = IN 11 Function = XB_OUT6; Peripheral = XBAR; Direction = OUT

### 11.2.23 GPIOE LSBs Peripheral Select Register (SIM\_GPSEL)

See the description of the GPSAL register.

Address: E400h base + 1Ch offset = E41Ch

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0	E7	0	E6	0	E5	0	E4	0							
Write	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### SIM\_GPSEL field descriptions

Field	Description
15 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
14 E7	Configure GPIO E7 0 Function = PWMA_3A; Peripheral = PWMA; Direction = IO 1 Function = XB_IN5; Peripheral = XBAR; Direction = IN
13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12 E6	Configure GPIO E6 0 Function = PWMA_3B; Peripheral = PWMA; Direction = IO 1 Function = XB_IN4; Peripheral = XBAR; Direction = IN
11 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
10 E5	Configure GPIO E5 0 Function = PWMA_2A; Peripheral = PWMA; Direction = IO 1 Function = XB_IN3; Peripheral = XBAR; Direction = IN
9 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
8 E4	Configure GPIO E4 0 Function = PWMA_2B; Peripheral = PWMA; Direction = IO 1 Function = XB_IN2; Peripheral = XBAR; Direction = IN
7-0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

### 11.2.24 GPIOF LSBs Peripheral Select Register (SIM\_GPSFL)

See the description of the GPSAL register.

Address: E400h base + 1Eh offset = E41Eh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	F7		F6		F5		F4		F3		F2		F1		F0	
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### SIM\_GPSFL field descriptions

Field	Description
15-14 F7	Configure GPIO F7 00 Reserved 01 Function = CMPC_O; Peripheral = HSCMPC; Direction = OUT

*Table continues on the next page...*

**SIM\_GPSFL field descriptions (continued)**

Field	Description
	10 Function = SS1_B; Peripheral = SPI1; Direction = IO 11 Function = XB_IN3; Peripheral = XBAR; Direction = IN
13–12 F6	Configure GPIO F6  00 Reserved 01 Function = PWMA_3X; Peripheral = PWMA; Direction = IO 10 Reserved 11 Function = XB_IN2; Peripheral = XBAR; Direction = IN
11–10 F5	Configure GPIO F5  00 Function = RXD1; Peripheral = SCI1; Direction = IN 01 Function = XB_OUT9; Peripheral = XBAR; Direction = OUT 10 Function = PWMA_1x; Peripheral = PWMA; Direction = IN 11 Function = PWMA_FAULT7; Peripheral = PWMA; Direction = OUT
9–8 F4	Configure GPIO F4  00 Function = TXD1; Peripheral = SCI1; Direction = IO 01 Function = XB_OUT8; Peripheral = XBAR; Direction = OUT 10 Function = PWMA_0X; Peripheral = PWMA; Direction = IO 11 Function = PWMA_FAULT6; Peripheral = PWMA; Direction = OUT
7–6 F3	Configure GPIO F3  00 Function = SDA0; Peripheral = IIC0; Direction = OD_IO 01 Function = XB_OUT7; Peripheral = XBAR; Direction = OUT 10 Function = MOSI1; Peripheral = SPI1; Direction = IO 11 Reserved
5–4 F2	Configure GPIO F2  00 Function = SCL0; Peripheral = IIC0; Direction = OD_IO 01 Function = XB_OUT6; Peripheral = XBAR; Direction = OUT 10 Function = MISO1; Peripheral = SPI1; Direction = IO 11 Reserved
3–2 F1	Configure GPIO F1  00 Function = CLKOUT1; Peripheral = SIM; Direction = OUT 01 Function = XB_IN7; Peripheral = XBAR; Direction = IN 10 Function = CMPD_O; Peripheral = HSCMPD; Direction = OUT 11 Reserved
1–0 F0	Configure GPIO F0  00 Function = XB_IN6; Peripheral = XBAR; Direction = IN 01 Reserved 10 Function = SCLK1; Peripheral = SPI1; Direction = IO 11 Reserved

### 11.2.25 GPIOF MSBs Peripheral Select Register (SIM\_GPSFH)

See the description of the GPSAL register.

Address: E400h base + 1Fh offset = E41Fh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0														F8	
Write															F8	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### SIM\_GPSFH field descriptions

Field	Description
15–2 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
1–0 F8	Configure GPIO F8 00 Function = RXD0; Peripheral = SCI0; Direction = IN 01 Function =XB_OUT10; Peripheral = XBARA; Direction = IO 10 Function = CMPD_O; Peripheral = HSCMPD; Direction = OUT 11 Function = PWMA_2x; Peripheral = PWMA; Direction = IO

### 11.2.26 Internal Peripheral Select Register (SIM\_IPSn)

The IPS register implements controls that affect the integration or communication between parts. Various circumstances require these controls.

Some peripheral inputs have the ability to be fed either by XBAR outputs or by GPIO. In these cases, an additional layer of internal multiplexing selects which source is active and feeds the peripheral input.

In other cases, peripherals have control relationships. For example, one peripheral may be configured to operate as a slave of another and require inputs to be configured appropriately based on that choice. This configuration may require the setting of control inputs or the switching of muxing relationships between the blocks.

#### NOTE

The TMRAn fields select which signal will drive the TMRAn inputs. The choice in each case is between an external IO pad or PADS or an XBAR output. When selecting the external I/O, the GPIO\_X\_PER bit for that I/O must be set to 1 and the SIM GPS field (if there is one) for that GPIO must be configured to



feed that TMR channel. It is a standard requirement of GPS muxing that at most one GPIO be configured at a time to feed a specific peripheral input function to avoid contention. When more than one GPIO source is listed, the muxing will use the signal from which ever GPIO input is currently sourcing the signal.

Address: E400h base + 22h offset = E422h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0				TA3	TA2	TA1	TA0	0				SCI1	SCI0		
Write	0				TA3	TA2	TA1	TA0	0				SCI1	SCI0		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**SIM\_IPSn field descriptions**

Field	Description
15–12 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
11 TA3	Select TMRA3 Input 0 Function = GPIOC13; Peripheral = GPIOC; Direction = IN 1 Function = XB_OUT37; Peripheral = XBAR; Direction = IN
10 TA2	Select TMRA2 Input 0 Function = GPIOC6; Peripheral = GPIOC; Direction = IN 1 Function = XB_OUT36; Peripheral = XBAR; Direction = IN
9 TA1	Select TMRA1 Input 0 Function = GPIOC4; Peripheral = GPIOC; Direction = IN 1 Function = XB_OUT35; Peripheral = XBAR; Direction = IN
8 TA0	Select TMRA0 Input 0 Function = GPIOC3; Peripheral = GPIOC; Direction = IN 1 Function = XB_OUT34; Peripheral = XBAR; Direction = IN
7–2 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
1 SCI1	Select SCI1_RXD Input 0 Function = GPIOC12 or GPIOF5; Peripheral = GPIO; Direction = IN 1 Function = XB_OUT39; Peripheral = XBARA; Direction = IN
0 SCI0	Select SCI0_RXD source 0 Function = GPIOC3 or GPIOC8 or GPIOF8; Peripheral = GPIO; Direction = IN 1 Function = XB_OUT38; Peripheral = XBAR; Direction = IN

## 11.2.27 Miscellaneous Register 0 (SIM\_MISC0)

This register controls various integration features of the chip.

Address: E400h base + 23h offset = E423h

Bit	15	14	13	12	11	10	9	8
Read	0							MODE_STAT
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	0				ADC_SCTRL	FAST_MODE	CLKINSEL	PIT_MSTR
Write								
Reset	0	0	0	0	0	0	0	0

### SIM\_MISC0 field descriptions

Field	Description
15–9 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
8 MODE_STAT	This status bit indicates if the system is in fast mode or normal operating mode. 0 Device in normal operating mode with core. Bus frequency is 1:1 1 Device in fast mode
7–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3 ADC_SCTRL	This bit enables the re-ordering of scan control bits of Cyclic ADC for test channels. For more details see ADC section. 0 Normal order 1 Enable the re-ordering of ADC scan control bits
2 FAST_MODE	This bit decides if the system will boot in fast mode or normal mode. Writing to this bit comes into effect during reset if it is caused by software reset. 0 Normal operating mode 1 Device boots in fast mode (core:bus :: 2:1) after software reset.
1 CLKINSEL	CLKIN Select This bit determines the GPIO port for the CLKIN input to the OCCS. 0 CLKIN0 (GPIOC0 alt1) is selected as CLKIN 1 CLKIN1 (GPIOC3 alt3) is selected as CLKIN
0 PIT_MSTR	Select Master Programmable Interval Timer (PIT) 0 PIT0 is master PIT and PIT1 is slave PIT 1 PIT1 is master PIT and PIT0 is slave PIT

## 11.2.28 Peripheral Software Reset Register 0 (SIM\_PSWR0)

The Peripheral Software Reset registers are used to reset individual peripherals without resetting the entire chip.

Address: E400h base + 24h offset = E424h



### SIM\_PSWR0 field descriptions

Field	Description
15 TA	<p>TMRA Software Reset</p> <p>This bit causes a reset of the indicated peripheral.</p> <p>0 The corresponding peripheral is not reset. 1 The corresponding peripheral is reset.</p>
14–7 Reserved	<p>This field is reserved.</p> <p>This read-only field is reserved and always has the value 0.</p>
6 GPIO	<p>GPIO Software Reset</p> <p>This bit causes a reset of the indicated peripheral.</p> <p>0 The corresponding peripheral is not reset. 1 The corresponding peripheral is reset.</p>
5–0 Reserved	<p>This field is reserved.</p> <p>This read-only field is reserved and always has the value 0.</p>

## 11.2.29 Peripheral Software Reset Register 1 (SIM\_PSWR1)

The Peripheral Software Reset registers are used to reset individual peripherals without resetting the entire chip.

Address: E400h base + 25h offset = E425h

Bit	15	14	13	12	11	10	9	8
Read	0	DACB	DACA	SCI0	SCI1	0	QSPI0	QSPI1
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	0	IIC0	0				MSCAN	
Write								
Reset	0	0	0	0	0	0	0	0

**SIM\_PSWR1 field descriptions**

Field	Description
15 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
14 DACB	DACB Software Reset This bit causes a reset of the indicated peripheral. 0 The corresponding peripheral is not reset. 1 The corresponding peripheral is reset.
13 DACA	DACA Software Reset This bit causes a reset of the indicated peripheral. 0 The corresponding peripheral is not reset. 1 The corresponding peripheral is reset.
12 SCI0	SCI0 Software Reset This bit causes a reset of the indicated peripheral. 0 The corresponding peripheral is not reset. 1 The corresponding peripheral is reset.
11 SCI1	SCI1 Software Reset This bit causes a reset of the indicated peripheral. 0 The corresponding peripheral is not reset. 1 The corresponding peripheral is reset.
10 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

Table continues on the next page...

**SIM\_PSWR1 field descriptions (continued)**

Field	Description
9 QSPI0	QSPI0 Software Reset This bit causes a reset of the indicated peripheral. 0 The corresponding peripheral is not reset. 1 The corresponding peripheral is reset.
8 QSPI1	QSPI1 Software Reset This bit causes a reset of the indicated peripheral. 0 The corresponding peripheral is not reset. 1 The corresponding peripheral is reset.
7 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
6 IIC0	IIC0 Software Reset This bit causes a reset of the indicated peripheral. 0 The corresponding peripheral is not reset. 1 The corresponding peripheral is reset.
5–1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
0 MSCAN	MSCAN Software Reset This bit causes a reset of the indicated peripheral. <b>NOTE:</b> This bit for the MSCAN module is automatically cleared after 3 clock cycles. 0 The corresponding peripheral is not reset. 1 The corresponding peripheral is reset.

**11.2.30 Peripheral Software Reset Register 2 (SIM\_PSWR2)**

The Peripheral Software Reset registers are used to reset individual peripherals without resetting the entire chip.

Address: E400h base + 26h offset = E426h

Bit	15	14	13	12	11	10	9	8
Read	EWM	0		CMP	0		0	0
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	CYCADC	0	CRC	0	PIT0	PIT1	0	
Write								
Reset	0	0	0	0	0	0	0	0

### SIM\_PSWR2 field descriptions

Field	Description
15 EWM	<p>EWM Software Reset</p> <p>This bit causes a reset of the indicated peripheral.</p> <p>0 The corresponding peripheral is not reset. 1 The corresponding peripheral is reset.</p>
14–13 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
12 CMP	<p>CMP Software Reset</p> <p>This bit causes a reset of the indicated peripheral.</p> <p>0 The corresponding peripheral is not reset. 1 The corresponding peripheral is reset.</p>
11–9 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
8 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
7 CYCADC	<p>Cyclic ADC Software Reset</p> <p>This bit causes a reset of the indicated peripheral.</p> <p>0 The corresponding peripheral is not reset. 1 The corresponding peripheral is reset.</p>
6 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
5 CRC	<p>CRC Software Reset</p> <p>This bit causes a reset of the indicated peripheral.</p> <p>0 The corresponding peripheral is not reset. 1 The corresponding peripheral is reset.</p>
4 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
3 PIT0	<p>Programmable Interval Timer Software Reset</p> <p>This bit causes a reset of the indicated peripheral.</p> <p>0 The corresponding peripheral is not reset. 1 The corresponding peripheral is reset.</p>
2 PIT1	<p>Programmable Interval Timer Software Reset</p> <p>This bit causes a reset of the indicated peripheral.</p> <p>0 The corresponding peripheral is not reset. 1 The corresponding peripheral is reset.</p>
1–0 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>

### 11.2.31 Peripheral Software Reset Register 3 (SIM\_PSWR3)

The Peripheral Software Reset registers are used to reset individual peripherals without resetting the entire chip.

Address: E400h base + 27h offset = E427h

Bit	15	14	13	12	11	10	9	8
Read	0							
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	PWMA	0			0	0		
Write								
Reset	0	0	0	0	0	0	0	0

#### SIM\_PSWR3 field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7 PWMA	PWMA Software Reset  This bit causes a reset of the indicated peripheral.  0 The corresponding peripheral is not reset. 1 The corresponding peripheral is reset.
6–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
2–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

### 11.2.32 Power Mode Register (SIM\_PWRMODE)

This register controls various low power modes of the chip if the FTFA module's FOPT[0] bit is set (advanced power mode is enabled). All control bits in this register are write protected. See the power mode chapter for mode details.

Address: E400h base + 28h offset = E428h

Bit	15	14	13	12	11	10	9	8
Read	0						LPMS	VLPMS
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	0						LPMODE	VLPMODE
Write								
Reset	0	0	0	0	0	0	0	0

**SIM\_PWRMODE field descriptions**

Field	Description
15–10 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
9 LPMS	LPMODE Status Indicator  This status bit indicates whether the chip is in LPMODE.  0 Not in LPMODE 1 In LPMODE
8 VLPMS	VLPMODE Status Indicator  This status bit indicates whether the chip is in VLPMODE.  <b>NOTE:</b> This bit, along with the PMC's STS[SR27] bit, indicates an exit from VLPMODE.  0 Not in VLPMODE 1 In VLPMODE
7–2 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
1 LPMODE	LPMODE Entry/Exit  Writing to this bit causes the device to enter LPMODE. To exit LPMODE, clear this bit. This bit can be written only if write protection is disabled (PROT[6] is 0). If both the LPMODE and VLPMODE bits are set, the VLPMODE bit has higher priority.  0 Start exit from LPMODE 1 Start entry to LPMODE

Table continues on the next page...



### SIM\_PWRMODE field descriptions (continued)

Field	Description
0 VLPMODE	<p>VLPMODE Entry/Exit</p> <p>Writing to this bit causes the device to enter VLPMODE. To exit VLPMODE, clear this bit. This bit can be written only if write protection is disabled (PROT[6] is 0). If both the LPMODE and VLPMODE bits are set, the VLPMODE bit has higher priority.</p> <p>0 Start exit from VLPMODE 1 Start entry to VLPMODE</p>

### 11.2.33 Non-Volatile Memory Option Register 2 (High) (SIM\_NVMOPT2H)

Address: E400h base + 2Ch offset = E42Ch

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0		ROSC_8M_TTRIM				ROSC_8M_FTRIM									
Write	[Greyed out]															
Reset	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0

#### SIM\_NVMOPT2H field descriptions

Field	Description
15–14 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
13–10 ROSC_8M_TTRIM	8 MHz Relaxation Oscillator Temperature Trim Value determined by factory
9–0 ROSC_8M_FTRIM	8 MHz Relaxation Oscillator Frequency Trim Value determined by factory

### 11.2.34 Non-Volatile Memory Option Register 2 (Low) (SIM\_NVMOPT2L)

Address: E400h base + 2Dh offset = E42Dh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	PMC_BGTRIM			0				ROSC_200K_FTRIM								
Write	[Greyed out]															
Reset	0	1	1	1	0	0	0	1	0	0	0	0	0	0	0	0

### SIM\_NVMOPT2L field descriptions

Field	Description
15–12 PMC_BGTRIM	PMC Bandgap Trim
11–9 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
8–0 ROSC_200K_ FTRIM	200 kHz Relaxation Oscillator Frequency Trim

### 11.2.35 Software Control Register (SIM\_SCR0)

Address: E400h base + 45h offset = E445h

Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0	
Read	SCR0																	
Write	SCR0																	
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0

#### SIM\_SCR0 field descriptions

Field	Description
15–0 SCR0	Software Control Data This field is for general-purpose use by software. It is reset only by a power-on reset.

### 11.2.36 Software Control Register 1 (SIM\_SCR1)

Address: E400h base + 46h offset = E446h

Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0	
Read	SCR1																	
Write	SCR1																	
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0

#### SIM\_SCR1 field descriptions

Field	Description
15–0 SCR1	Software Control Data This field is for general-purpose use by software. It is reset only by a power-on reset.

### 11.2.37 Software Control Register 2 (SIM\_SCR2)

Address: E400h base + 47h offset = E447h

Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
Read	SCR2																
Write	SCR2																
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0

#### SIM\_SCR2 field descriptions

Field	Description
15–0 SCR2	Software Control Data This field is for general-purpose use by software. It is reset only by a power-on reset.

### 11.2.38 Software Control Register 3 (SIM\_SCR3)

Address: E400h base + 48h offset = E448h

Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
Read	SCR3																
Write	SCR3																
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0

#### SIM\_SCR3 field descriptions

Field	Description
15–0 SCR3	Software Control Data This field is for general-purpose use by software. It is reset only by a power-on reset.

### 11.2.39 Software Control Register 4 (SIM\_SCR4)

Address: E400h base + 49h offset = E449h

Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
Read	SCR4																
Write	SCR4																
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0

#### SIM\_SCR4 field descriptions

Field	Description
15–0 SCR4	Software Control Data This field is for general purpose use by software. It is reset only by power-on reset.

### 11.2.40 Software Control Register (SIM\_SCR5)

Address: E400h base + 4Ah offset = E44Ah

Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
Read	SCR5																
Write	SCR5																
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0

#### SIM\_SCR5 field descriptions

Field	Description
15–0 SCR5	Software Control Data This field is for general purpose use by software. It is reset only by power-on reset.

### 11.2.41 Software Control Register 5 (SIM\_SCR6)

Address: E400h base + 4Bh offset = E44Bh

Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
Read	SCR6																
Write	SCR6																
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0

#### SIM\_SCR6 field descriptions

Field	Description
15–0 SCR6	Software Control Data This field is for general purpose use by software. It is reset only by power-on reset.

### 11.2.42 Software Control Register 6 (SIM\_SCR7)

Address: E400h base + 4Ch offset = E44Ch

Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
Read	SCR7																
Write	SCR7																
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0

#### SIM\_SCR7 field descriptions

Field	Description
15–0 SCR7	Software Control Data This field is for general purpose use by software. It is reset only by power-on reset.

## 11.3 Functional Description

### 11.3.1 Clock Generation Overview

The SIM uses a master clock from the OCCS module (MSTR\_2X) to produce the peripheral and system (core and memory) clocks. This MSTR\_2X clock input from OCCS operates at two times the system and peripheral bus rate. Peripheral and system clocks, with the exception of the RAM system clock, are generated by dividing the MSTR\_2X clock by two and gating it with appropriate power mode and clock gating controls. The RAM requires a 2x system rate clock. This clock is therefore generated by gating the MSTR\_2X clock with appropriate power mode and clock gating controls.

The OCCS supports several methods for deriving MSTR\_2X. A master clock source (MSTR\_OSC) is selected from several available sources, including an up to 50 MHz external clock input (CLKIN), a 4 MHz to 16 MHz crystal oscillator, a 200 kHz internal oscillator, or an 8 MHz / 400 kHz internal relaxation oscillator.

A high-speed clock source can be derived by multiplying MSTR\_OSC frequencies between 8 MHz and 50 MHz through a PLL to a maximum allowed frequency of 400 MHz. Duty cycle correction for the high-speed clock source is achieved by a DIV2 circuit.

MSTR\_2X is derived by selecting either MSTR\_OSC or the high-speed clock source as the active clock source and optionally dividing it through a post-scaler. The post-scaler will support division by up to 256. As a result, the clock system has the flexibility to generate diverse MSTR\_2X frequencies from 200 MHz down to below 1 Hz.

While deriving the system and peripheral clocks from MSTR\_2X, the SIM provides several methods for clock gating to manage and reduce the overall power consumption of the part. These methods include low-power modes RUN/STOP/WAIT and various clock enables (PCEn registers, SDn registers, CLK\_DIS, ONCE\_EBL). System clocks including the core clock normally operate only in RUN mode. Peripheral clocks operate in RUN or WAIT modes when enabled by their individual clock gating controls in the SIM's PCE registers. Peripheral clocks may be individually overridden to operate in STOP mode using the SIM's SD registers—to operate select peripherals used for recovery from STOP mode back to RUN mode.

### 11.3.2 Power-Down Modes Overview

The DSC core operates in one of following power-down modes.

**Table 11-44. Clock Operation In Power Down Modes**

Mode	System Clocks	Peripheral Clocks	Description
RUN	Core and memory clocks enabled	Peripheral clocks enabled	Device is fully functional
WAIT	Core and memory clocks disabled	Peripheral clocks enabled	Core executes WAIT instruction to enter this mode. Wait mode is typically used for power conscious applications. Possible recoveries from WAIT mode to RUN mode are: <ol style="list-style-type: none"> <li>1. Any interrupt.</li> <li>2. Executing a debug mode entry command using the DSC core JTAG interface.</li> <li>3. Any reset (POR, external, software, COP, and so on).</li> </ol>
STOP	Master clock generation in the OCCS remains operational, but the SIM disables the generation of system and peripheral clocks.		Core executes STOP instruction to enter this mode. Possible recoveries from stop mode to RUN mode are: <ol style="list-style-type: none"> <li>1. Interrupt from any peripheral configured in SD register to operate in STOP mode.</li> <li>2. Low voltage interrupt</li> <li>3. Executing a debug mode entry command using the DSC core JTAG interface.</li> <li>4. Any reset.</li> </ol>


RUN, WAIT and STOP modes provide means of enabling/disabling the peripheral and/or system clocks as a group. Peripherals must be enabled (refer to PCEn registers) to operate in any mode. Once enabled, their standard behavior is to operate in RUN and WAIT modes but to be disabled in STOP mode. However, by asserting a peripheral’s STOP disable bit (refer to SDn registers), the peripheral clock continues to operate in STOP mode. This permits selected peripherals to remain operational in STOP mode to produce interrupts which can recover the part from STOP mode back into RUN mode.

System clocks are individually gated in the SIM based on their specific requirements as a function of low-power mode. Clocks specific to the DSC core processor operate only in RUN mode. The DMAEB1 field in the SIM Control register determines which low power modes in which clocking to the DMA is enabled. Clocks to system bus slaves including the IPBus interface, the RAM, and the flash memory, will operate in any low power mode in which either the core processor or the DMA are enabled.

The SCIs can be configured to operate at two times the system bus rate using the SCIn\_CR control bits.

RUN, WAIT and STOP modes may be combined with the power management features of the PMC, flash memory low power mode feature, and clock generation configuration of the OCCS to provide a broad palette of power control techniques.

### 11.3.3 STOP and WAIT Mode Disable Function



**Figure 11-43. STOP Disable Circuit**

The core processor supports both STOP and WAIT instructions. Both put the CPU to sleep. The peripheral bus continues to run in WAIT mode, but in STOP mode, only peripherals whose SDn control is asserted continue to run. Entry into STOP or WAIT mode does not affect the OCCS configuration and affects only the generation of system and peripheral clocks using the master clocks from the OCCS. The OCCS may be reconfigured prior to entering STOP or WAIT, if desired, to reduce master clock frequencies and thus the power utilization within the OCCS.

Some applications require the DSC core's STOP/WAIT instructions to be disabled. Control fields are provided in the CTRL register to disable WAIT and/or STOP modes. This setting can be made irrecoverable (recoverable only at the next reset) as illustrated in [Figure 11-43](#), by setting the lock bit within these fields.

## 11.4 Resets

The SIM supports several sources of reset.

**Table 11-45. Sources of Reset**

Label	Source of Reset	Timing
EXTR	External Reset	Asynchronous
POR	Power-On-Reset (PMC)	Asynchronous
COP_WINDOW	COP Window reset	Asynchronous
COP_CPU	COP CPU reset	Asynchronous
COP_LOR	COP Loss of Reference reset	Asynchronous
SWR	Software reset (SIM)	Synchronous

## 11.5 Clocks

All system and peripheral clocks are derived in the SIM by dividing the MSTR\_2X clock from OCCS by two. Exceptions include the RAM system clock, which is a gated version of the MSTR\_2X clock, and the 2x clock option to the PWMA and SCI modules. These clocks operate at up to the MSTR\_2X clock's maximum frequency. The SIM is responsible for stalling individual clocks as a response to holdoff requests from system bus slaves, low power modes, and other clock configuration parameters.

## 11.6 Interrupts

The SIM generates no interrupts.



# Chapter 12

## Interrupt Controller (INTC)

### 12.1 Introduction

The Interrupt Controller (INTC) module arbitrates among the various interrupt requests (IRQs). The module supports unique interrupt vectors and programmable interrupt priority. It signals to the DSC core when an interrupt of sufficient priority exists and to what address to jump to service this interrupt.

#### 12.1.1 References

- DSP56800E DSC Core Reference Manual

#### 12.1.2 Features

The INTC module design has these distinctive features:

- Programmable priority levels for each IRQ
- Two programmable fast interrupts
- Notification to System Integration Module (SIM) to restart clocks when exiting wait and stop modes
- Driving of initial address on the address bus after reset

#### 12.1.3 Modes of Operation

The INTC module design has these major modes of operation: functional mode and wait and stop modes.

- Functional mode

The INTC is in this mode by default.

- Wait and stop mode operation

In wait and stop modes, the system clocks and the core are turned off. The INTC signals a pending IRQ to the System Integration Module (SIM) to restart the clocks and service the IRQ. An IRQ can wake up the core only if the IRQ is enabled prior to entering wait or stop mode.

### 12.1.4 Block Diagram

The following figure is a block diagram of the INTC module.




Figure 12-1. Interrupt Controller Block Diagram

## 12.2 Memory Map and Registers

This module uses 16-bit word addressing.

INTC memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E300	Interrupt Priority Register 0 (INTC_IPR0)	16	R/W	0000h	<a href="#">12.2.1/216</a>
E301	Interrupt Priority Register 1 (INTC_IPR1)	16	R/W	0000h	<a href="#">12.2.2/217</a>
E302	Interrupt Priority Register 2 (INTC_IPR2)	16	R/W	0000h	<a href="#">12.2.3/218</a>
E303	Interrupt Priority Register 3 (INTC_IPR3)	16	R/W	0000h	<a href="#">12.2.4/220</a>
E304	Interrupt Priority Register 4 (INTC_IPR4)	16	R/W	0000h	<a href="#">12.2.5/221</a>
E305	Interrupt Priority Register 5 (INTC_IPR5)	16	R/W	0000h	<a href="#">12.2.6/222</a>
E306	Interrupt Priority Register 6 (INTC_IPR6)	16	R/W	0000h	<a href="#">12.2.7/223</a>
E308	Interrupt Priority Register 8 (INTC_IPR8)	16	R/W	0000h	<a href="#">12.2.8/225</a>
E309	Interrupt Priority Register 9 (INTC_IPR9)	16	R/W	0000h	<a href="#">12.2.9/226</a>
E30A	Interrupt Priority Register 10 (INTC_IPR10)	16	R/W	0000h	<a href="#">12.2.10/227</a>
E30B	Interrupt Priority Register 11 (INTC_IPR11)	16	R/W	0000h	<a href="#">12.2.11/229</a>
E30C	Interrupt Priority Register 12 (INTC_IPR12)	16	R/W	0000h	<a href="#">12.2.12/230</a>
E30D	Vector Base Address Register (INTC_VBA)	16	R/W	0000h	<a href="#">12.2.13/231</a>
E30E	Fast Interrupt 0 Match Register (INTC_FIM0)	16	R/W	0000h	<a href="#">12.2.14/232</a>
E30F	Fast Interrupt 0 Vector Address Low Register (INTC_FIVAL0)	16	R/W	0000h	<a href="#">12.2.15/232</a>
E310	Fast Interrupt 0 Vector Address High Register (INTC_FIVAH0)	16	R/W	0000h	<a href="#">12.2.16/233</a>
E311	Fast Interrupt 1 Match Register (INTC_FIM1)	16	R/W	0000h	<a href="#">12.2.17/233</a>
E312	Fast Interrupt 1 Vector Address Low Register (INTC_FIVAL1)	16	R/W	0000h	<a href="#">12.2.18/234</a>
E313	Fast Interrupt 1 Vector Address High Register (INTC_FIVAH1)	16	R/W	0000h	<a href="#">12.2.19/234</a>
E314	IRQ Pending Register 0 (INTC_IRQP0)	16	R	FFFFh	<a href="#">12.2.20/235</a>
E315	IRQ Pending Register 1 (INTC_IRQP1)	16	R	FFFFh	<a href="#">12.2.21/235</a>
E316	IRQ Pending Register 2 (INTC_IRQP2)	16	R	FFFFh	<a href="#">12.2.22/236</a>
E317	IRQ Pending Register 3 (INTC_IRQP3)	16	R	FFFFh	<a href="#">12.2.23/236</a>
E318	IRQ Pending Register 4 (INTC_IRQP4)	16	R	FFFFh	<a href="#">12.2.24/237</a>
E319	IRQ Pending Register 5 (INTC_IRQP5)	16	R	FFFFh	<a href="#">12.2.25/237</a>
E31A	IRQ Pending Register 6 (INTC_IRQP6)	16	R	FFFFh	<a href="#">12.2.26/238</a>
E31B	Control Register (INTC_CTRL)	16	R/W	001Ch	<a href="#">12.2.27/238</a>

## 12.2.1 Interrupt Priority Register 0 (INTC\_IPR0)

Address: E300h base + 0h offset = E300h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	Reserved		Reserved		BUS_ERR		RX_REG		TX_REG		TRBUF		BKPT		STPCNT	
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### INTC\_IPR0 field descriptions

Field	Description
15–14 Reserved	This field is reserved. Do not modify this bitfield.
13–12 Reserved	This field is reserved. Do not modify this bitfield.
11–10 BUS_ERR	Bus Error Interrupt Priority Level  These fields are used to set the interrupt priority levels for certain IRQs. These IRQs are limited to priorities 1-3 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 1 10 IRQ Priority Level 2 11 IRQ Priority Level 3
9–8 RX_REG	EOnCE Receive Register Full Interrupt Priority Level  These fields are used to set the interrupt priority levels for certain IRQs. These IRQs are limited to priorities 1-3 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 1 10 IRQ Priority Level 2 11 IRQ Priority Level 3
7–6 TX_REG	EOnCE Transmit Register Empty Interrupt Priority Level  These fields are used to set the interrupt priority levels for certain IRQs. These IRQs are limited to priorities 1-3 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 1 10 IRQ Priority Level 2 11 IRQ Priority Level 3
5–4 TRBUF	EOnCE Trace Buffer Interrupt Priority Level  These fields are used to set the interrupt priority levels for certain IRQs. These IRQs are limited to priorities 1-3 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 1 10 IRQ Priority Level 2 11 IRQ Priority Level 3

Table continues on the next page...

### INTC\_IPR0 field descriptions (continued)

Field	Description
3–2 BKPT	<p>EOnCE Breakpoint Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain IRQs. These IRQs are limited to priorities 1-3 and are disabled by default.</p> <p>00 IRQ disabled (default)            01 IRQ Priority Level 1            10 IRQ Priority Level 2            11 IRQ Priority Level 3</p>
1–0 STPCNT	<p>EOnCE Step Counter Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain IRQs. These IRQs are limited to priorities 1-3 and are disabled by default.</p> <p>00 IRQ disabled (default)            01 IRQ Priority Level 1            10 IRQ Priority Level 2            11 IRQ Priority Level 3</p>

### 12.2.2 Interrupt Priority Register 1 (INTC\_IPR1)

Address: E300h base + 1h offset = E301h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								OCCS		LVI1		XBARA		0	
Write	0								0		0		0		0	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### INTC\_IPR1 field descriptions

Field	Description
15–8 Reserved	<p>This field is reserved.</p> <p>This read-only field is reserved and always has the value 0.</p>
7–6 OCCS	<p>PLL Loss of Reference or Change in Lock Status Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain IRQs. These IRQs are limited to priorities 1-3 and are disabled by default.</p> <p>00 IRQ disabled (default)            01 IRQ Priority Level 1            10 IRQ Priority Level 2            11 IRQ Priority Level 3</p>
5–4 LVI1	<p>Low Voltage Detector Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain IRQs. These IRQs are limited to priorities 1-3 and are disabled by default.</p> <p>00 IRQ disabled (default)            01 IRQ Priority Level 1</p>

Table continues on the next page...

### INTC\_IPR1 field descriptions (continued)

Field	Description
	10 IRQ Priority Level 2 11 IRQ Priority Level 3
3–2 XBARA	Inter-Peripheral Crossbar Switch A (XBARA) Interrupt Priority Level  These fields are used to set the interrupt priority levels for certain IRQs. These IRQs are limited to priorities 1-3 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 1 10 IRQ Priority Level 2 11 IRQ Priority Level 3
1–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

### 12.2.3 Interrupt Priority Register 2 (INTC\_IPR2)

Address: E300h base + 2h offset = E302h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0		ADC_ERR		ADC_CC0		ADC_CC1		TMRA_0		TMRA_1		TMRA_2		TMRA_3	
Write	0		0		0		0		0		0		0		0	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### INTC\_IPR2 field descriptions

Field	Description
15–14 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
13–12 ADC_ERR	ADC_CYC Zero Crossing, High Limit, or Low Limit Interrupt Priority Level  These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2
11–10 ADC_CC0	ADC_CYC Conversion Complete Interrupt Priority Level (any scan type except converter B in non-simultaneous parallel scan mode)  These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2

Table continues on the next page...

**INTC\_IPR2 field descriptions (continued)**

Field	Description
<p>9–8 ADC_CC1</p>	<p>ADC_CYC Conversion Complete Interrupt Priority Level (converter B in non-simultaneous parallel scan mode)</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2</p>
<p>7–6 TMRA_0</p>	<p>Timer A Channel 0 Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2</p>
<p>5–4 TMRA_1</p>	<p>Timer A Channel 1 Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2</p>
<p>3–2 TMRA_2</p>	<p>Timer A Channel 2 Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2</p>
<p>1–0 TMRA_3</p>	<p>Timer A Channel 3 Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2</p>

## 12.2.4 Interrupt Priority Register 3 (INTC\_IPR3)

Address: E300h base + 3h offset = E303h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	CAN_TX_WARN		CAN_ERROR		0				DMACH0		DMACH1		DMACH2		DMACH3	
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### INTC\_IPR3 field descriptions

Field	Description
15–14 CAN_TX_WARN	<p>CAN Transmit Warning Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default)            01 IRQ Priority Level 0            10 IRQ Priority Level 1            11 IRQ Priority Level 2</p>
13–12 CAN_ERROR	<p>CAN Error Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default)            01 IRQ Priority Level 0            10 IRQ Priority Level 1            11 IRQ Priority Level 2</p>
11–8 Reserved	<p>This field is reserved.</p> <p>This read-only field is reserved and always has the value 0.</p>
7–6 DMACH0	<p>DMA Channel 0 Service Request Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default)            01 IRQ Priority Level 0            10 IRQ Priority Level 1            11 IRQ Priority Level 2</p>
5–4 DMACH1	<p>DMA Channel 1 Service Request Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default)            01 IRQ Priority Level 0            10 IRQ Priority Level 1            11 IRQ Priority Level 2</p>
3–2 DMACH2	<p>DMA Channel 2 Service Request Interrupt Priority Level</p>

Table continues on the next page...



### INTC\_IPR3 field descriptions (continued)

Field	Description
	<p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default)            01 IRQ Priority Level 0            10 IRQ Priority Level 1            11 IRQ Priority Level 2</p>
1-0 DMACH3	<p>DMA Channel 3 Service Request Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default)            01 IRQ Priority Level 0            10 IRQ Priority Level 1            11 IRQ Priority Level 2</p>

## 12.2.5 Interrupt Priority Register 4 (INTC\_IPR4)

Address: E300h base + 4h offset = E304h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	QSCI1_RCV		QSCI1_RERR		0								CAN_WAKEUP		CAN_RX_WARN	
Write	QSCI1_RCV		QSCI1_RERR		0								CAN_WAKEUP		CAN_RX_WARN	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### INTC\_IPR4 field descriptions

Field	Description
15-14 QSCI1_RCV	<p>QSCI 1 Receive Data Register Full Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default)            01 IRQ Priority Level 0            10 IRQ Priority Level 1            11 IRQ Priority Level 2</p>
13-12 QSCI1_RERR	<p>QSCI 1 Receiver Error Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default)            01 IRQ Priority Level 0            10 IRQ Priority Level 1            11 IRQ Priority Level 2</p>

Table continues on the next page...

### INTC\_IPR4 field descriptions (continued)

Field	Description
11–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3–2 CAN_WAKEUP	CAN Wakeup Interrupt Priority Level These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2
1–0 CAN_RX_WARN	CAN Receive Warning Interrupt Priority Level These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2

## 12.2.6 Interrupt Priority Register 5 (INTC\_IPR5)

Address: E300h base + 5h offset = E305h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0				QSCI0_TDRE		QSCI0_TIDLE		QSCI0_RCV		QSCI0_RERR		QSCI1_TDRE		QSCI1_TIDLE	
Write	0				0		0		0		0		0		0	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### INTC\_IPR5 field descriptions

Field	Description
15–12 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
11–10 QSCI0_TDRE	QSCI 0 Transmit Data Register Empty Interrupt Priority Level These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2
9–8 QSCI0_TIDLE	QSCI 0 Transmitter Idle Interrupt Priority Level These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.

Table continues on the next page...

**INTC\_IPR5 field descriptions (continued)**

Field	Description
	00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2
7–6 QSCI0_RCV	QSCI 0 Receive Data Register Full Interrupt Priority Level  These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2
5–4 QSCI0_RERR	QSCI0 Receiver Error Interrupt Priority Level  These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2
3–2 QSCI1_TDRE	QSCI 1 Transmit Data Register Empty Interrupt Priority Level  These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2
1–0 QSCI1_TIDLE	QSCI 1 Transmitter Idle Interrupt Priority Level  These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2

**12.2.7 Interrupt Priority Register 6 (INTC\_IPR6)**

Address: E300h base + 6h offset = E306h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0				IIC0		0		QSPI0_RCV		QSPI0_XMIT		QSPI1_RCV		QSPI1_XMIT	
Write	0				0		0		0		0		0		0	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### INTC\_IPR6 field descriptions

Field	Description
15–12 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
11–10 IIC0	IIC0 Interrupt Priority Level  These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2
9–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–6 QSPI0_RCV	QSPI0 Receiver Full Interrupt Priority Level  These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2
5–4 QSPI0_XMIT	QSPI0 Transmitter Empty Interrupt Priority Level  These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2
3–2 QSPI1_RCV	QSPI1 Receiver Full Interrupt Priority Level  These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2
1–0 QSPI1_XMIT	QSPI1 Transmitter Empty Interrupt Priority Level  These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2

## 12.2.8 Interrupt Priority Register 8 (INTC\_IPR8)

Address: E300h base + 8h offset = E308h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	PWMA_CAP				PWMA_RELOAD3		PWMA_RERR		PWMA_FAULT		0					
Write	[Reserved]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### INTC\_IPR8 field descriptions

Field	Description
15–14 PWMA_CAP	<p>PWMA Submodule Capture Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>The IRQ represented by this field is a logical OR of input captures for PWMA's submodules 0-3: PWMA_CAP3   PWMA_CAP2   PWMA_CAP1   PWMA_CAP0.</p> <p>00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2</p>
13–12 PWMA_RELOAD3	<p>PWMA Submodule 3 Reload Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2</p>
11–10 PWMA_RERR	<p>PWMA Reload Error Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2</p>
9–8 PWMA_FAULT	<p>PWMA Fault Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2</p>
7–0 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>

## 12.2.9 Interrupt Priority Register 9 (INTC\_IPR9)

Address: E300h base + 9h offset = E309h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	FTFA_RDCOL		PWMA_CMP0		PWMA_RELOAD0		PWMA_CMP1		PWMA_RELOAD1		PWMA_CMP2		PWMA_RELOAD2		PWMA_CMP3	
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### INTC\_IPR9 field descriptions

Field	Description
15–14 FTFA_RDCOL	<p>FTFA Access Error Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2</p>
13–12 PWMA_CMP0	<p>PWMA Submodule 0 Compare Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2</p>
11–10 PWMA_RELOAD0	<p>PWMA Submodule 0 Reload Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2</p>
9–8 PWMA_CMP1	<p>PWMA Submodule 1 Compare Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2</p>
7–6 PWMA_RELOAD1	<p>PWMA Submodule 1 Reload Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p>

Table continues on the next page...

**INTC\_IPR9 field descriptions (continued)**

Field	Description
	00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2
5–4 PWMA_CMP2	PWMA Submodule 2 Compare Interrupt Priority Level These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default. 00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2
3–2 PWMA_RELOAD2	PWMA Submodule 2 Reload Interrupt Priority Level These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default. 00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2
1–0 PWMA_CMP3	PWMA Submodule 3 Compare Interrupt Priority Level These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default. 00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2

**12.2.10 Interrupt Priority Register 10 (INTC\_IPR10)**

Address: E300h base + Ah offset = E30Ah

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0		PIT0_ ROLLOVR		PIT1_ ROLLOVR		CMPA		CMPB		CMPC		CMPD		FTFA_CC	
Write	0		0		0		0		0		0		0		0	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**INTC\_IPR10 field descriptions**

Field	Description
15–14 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
13–12 PIT0_ROLLOVR	PIT0 Roll Over Interrupt Priority Level

*Table continues on the next page...*

### INTC\_IPR10 field descriptions (continued)

Field	Description
	<p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default)            01 IRQ Priority Level 0            10 IRQ Priority Level 1            11 IRQ Priority Level 2</p>
11–10 PIT1_ROLLOVR	<p>PIT1 Roll Over Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default)            01 IRQ Priority Level 0            10 IRQ Priority Level 1            11 IRQ Priority Level 2</p>
9–8 CMPA	<p>Comparator A Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default)            01 IRQ Priority Level 0            10 IRQ Priority Level 1            11 IRQ Priority Level 2</p>
7–6 CMPB	<p>Comparator B Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default)            01 IRQ Priority Level 0            10 IRQ Priority Level 1            11 IRQ Priority Level 2</p>
5–4 CMPC	<p>Comparator C Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default)            01 IRQ Priority Level 0            10 IRQ Priority Level 1            11 IRQ Priority Level 2</p>
3–2 CMPD	<p>Comparator D Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default)            01 IRQ Priority Level 0            10 IRQ Priority Level 1            11 IRQ Priority Level 2</p>

Table continues on the next page...



### INTC\_IPR10 field descriptions (continued)

Field	Description
1–0 FTFA_CC	<p>FTFA Command Complete Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default)            01 IRQ Priority Level 0            10 IRQ Priority Level 1            11 IRQ Priority Level 2</p>

### 12.2.11 Interrupt Priority Register 11 (INTC\_IPR11)

Address: E300h base + Bh offset = E30Bh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	GPIO D			GPIO E			GPIO F			0			0			
Write	0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### INTC\_IPR11 field descriptions

Field	Description
15–14 GPIO D	<p>GPIO D Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default)            01 IRQ Priority Level 0            10 IRQ Priority Level 1            11 IRQ Priority Level 2</p>
13–12 GPIO E	<p>GPIO E Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default)            01 IRQ Priority Level 0            10 IRQ Priority Level 1            11 IRQ Priority Level 2</p>
11–10 GPIO F	<p>GPIO F Interrupt Priority Level</p> <p>These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.</p> <p>00 IRQ disabled (default)            01 IRQ Priority Level 0            10 IRQ Priority Level 1            11 IRQ Priority Level 2</p>

Table continues on the next page...

### INTC\_IPR11 field descriptions (continued)

Field	Description
9–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–2 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
1–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

### 12.2.12 Interrupt Priority Register 12 (INTC\_IPR12)

Address: E300h base + Ch offset = E30Ch

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0	0	0	0	0	0	EWM_INT		COP_INT		GPIOA		GPIOB		GPIOC	
Write	0						0		0		0		0		0	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### INTC\_IPR12 field descriptions

Field	Description
15–14 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
13–12 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
11–10 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
9–8 EWM_INT	External Watchdog Monitor Interrupt Priority Level  These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2
7–6 COP_INT	COP Watchdog Interrupt Priority Level  These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2
5–4 GPIOA	GPIO A Interrupt Priority Level  These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.

Table continues on the next page...

### INTC\_IPR12 field descriptions (continued)

Field	Description
	00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2
3–2 GPIOB	GPIO B Interrupt Priority Level  These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2
1–0 GPIOC	GPIO C Interrupt Priority Level  These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs are limited to priorities 0-2 and are disabled by default.  00 IRQ disabled (default) 01 IRQ Priority Level 0 10 IRQ Priority Level 1 11 IRQ Priority Level 2

### 12.2.13 Vector Base Address Register (INTC\_VBA)

Address: E300h base + Dh offset = E30Dh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			VECTOR_BASE_ADDRESS												
Write	0			0												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### INTC\_VBA field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–0 VECTOR_BASE_ADDRESS	Interrupt Vector Base Address  The value in this register is used as the upper 13 bits of the interrupt vector VAB[20:0]. The lower 8 bits are determined based on the highest priority interrupt and are then appended onto the VECTOR_BASE_ADDRESS before presenting the full Vector Address Bus [VAB] to the Core.  <b>NOTE:</b> After power-on reset, the device must boot from program flash at 0x00_0000, so VBA always resets to zeros.

### 12.2.14 Fast Interrupt 0 Match Register (INTC\_FIM0)

Address: E300h base + Eh offset = E30Eh




#### INTC\_FIM0 field descriptions

Field	Description
15–7 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
6–0 FAST_INTERRUPT_0	Fast Interrupt 0 Vector Number These values are used to declare which two IRQs will be Fast Interrupts. Fast Interrupts vector directly to a service routine based on values in the Fast Interrupt Vector Address registers without having to go to a jump table first. IRQs used as fast interrupts MUST be set to priority level 2. Unexpected results will occur if a fast interrupt vector is set to any other priority. Fast interrupts automatically become the highest priority level 2 interrupt regardless of their location in the interrupt table prior to being declared as fast interrupt. Fast interrupt 0 has priority over fast interrupt 1. To determine the vector number of each IRQ, refer to the vector table in the memory section of the system specification in this document.

### 12.2.15 Fast Interrupt 0 Vector Address Low Register (INTC\_FIVAL0)

This low register is combined with the corresponding high register to form the 21-bit vector address for the fast interrupt that is defined in the corresponding match register.

Address: E300h base + Fh offset = E30Fh



#### INTC\_FIVAL0 field descriptions

Field	Description
15–0 FI_0_VECTOR_ADDRESS_LOW	Lower 16 bits of vector address for fast interrupt 0

### 12.2.16 Fast Interrupt 0 Vector Address High Register (INTC\_FIVAH0)

This high register is combined with the corresponding low register to form the 21-bit vector address for the fast interrupt that is defined in the corresponding match register.

Address: E300h base + 10h offset = E310h




#### INTC\_FIVAH0 field descriptions

Field	Description
15–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 FI_0_VECTOR_ADDRESS_HIGH	Upper 5 bits of vector address for fast interrupt 0

### 12.2.17 Fast Interrupt 1 Match Register (INTC\_FIM1)

Address: E300h base + 11h offset = E311h




#### INTC\_FIM1 field descriptions

Field	Description
15–7 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
6–0 FAST_INTERRUPT_1	Fast Interrupt 1 Vector Number These values are used to declare which two IRQs will be Fast Interrupts. Fast Interrupts vector directly to a service routine based on values in the Fast Interrupt Vector Address registers without having to go to a jump table first. IRQs used as fast interrupts MUST be set to priority level 2. Unexpected results will occur if a fast interrupt vector is set to any other priority. Fast interrupts automatically become the highest priority level 2 interrupt regardless of their location in the interrupt table prior to being declared as fast interrupt. Fast interrupt 0 has priority over fast interrupt 1. To determine the vector number of each IRQ, refer to the vector table in the memory section of the system specification in this document.

### 12.2.18 Fast Interrupt 1 Vector Address Low Register (INTC\_FIVAL1)

This low register is combined with the corresponding high register to form the 21-bit vector address for the fast interrupt that is defined in the corresponding match register.

Address: E300h base + 12h offset = E312h




#### INTC\_FIVAL1 field descriptions

Field	Description
15–0 FI_1_VECTOR_ADDRESS_LOW	Lower 16 bits of vector address for fast interrupt 1

### 12.2.19 Fast Interrupt 1 Vector Address High Register (INTC\_FIVAH1)

This high register is combined with the corresponding low register to form the 21-bit vector address for the fast interrupt that is defined in the corresponding match register.

Address: E300h base + 13h offset = E313h



#### INTC\_FIVAH1 field descriptions

Field	Description
15–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 FI_1_VECTOR_ADDRESS_HIGH	Upper 5 bits of vector address for fast interrupt 1

## 12.2.20 IRQ Pending Register 0 (INTC\_IRQP0)

Address: E300h base + 14h offset = E314h

Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
Read	PENDING[16:2]																1
Write																	
Reset	1	1	1	1	1	1	1	1		1	1	1	1	1	1	1	1

### INTC\_IRQP0 field descriptions

Field	Description
15–1 PENDING[16:2]	Pending IRQs These registers combine to represent the pending IRQs for interrupt vector numbers 2 onward. <b>NOTE:</b> For interrupt vector numbers 2-16, the edge triggered IRQ's status shown by the corresponding INTC_IRQPn[PENDING] bit depends on when the IRQ Pending register is read. Before the ISR is entered, the PENDING bit shows that the IRQ is pending. After the ISR is entered, the PENDING bit shows that the IRQ is not pending. 0 IRQ pending for this vector number 1 No IRQ pending for this vector number
0 Reserved	This field is reserved. This read-only field is reserved and always has the value 1.

## 12.2.21 IRQ Pending Register 1 (INTC\_IRQP1)

Address: E300h base + 15h offset = E315h


Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
Read	PENDING[32:17]																
Write																	
Reset	1	1	1	1	1	1	1	1		1	1	1	1	1	1	1	1

### INTC\_IRQP1 field descriptions

Field	Description
15–0 PENDING[32:17]	Pending IRQs These registers combine to represent the pending IRQs for interrupt vector numbers 2 onward. <b>NOTE:</b> For interrupt vector numbers 17-20, the edge triggered IRQ's status shown by the corresponding INTC_IRQPn[PENDING] bit depends on when the IRQ Pending register is read. Before the ISR is entered, the PENDING bit shows that the IRQ is pending. After the ISR is entered, the PENDING bit shows that the IRQ is not pending. 0 IRQ pending for this vector number 1 No IRQ pending for this vector number

### 12.2.22 IRQ Pending Register 2 (INTC\_IRQP2)

Address: E300h base + 16h offset = E316h




#### INTC\_IRQP2 field descriptions

Field	Description
15–0 PENDING[48:33]	Pending IRQs These registers combine to represent the pending IRQs for interrupt vector numbers 2 onward.  0 IRQ pending for this vector number 1 No IRQ pending for this vector number

### 12.2.23 IRQ Pending Register 3 (INTC\_IRQP3)

Address: E300h base + 17h offset = E317h




#### INTC\_IRQP3 field descriptions

Field	Description
15–0 PENDING[64:49]	Pending IRQs These registers combine to represent the pending IRQs for interrupt vector numbers 2 onward.  0 IRQ pending for this vector number 1 No IRQ pending for this vector number



### 12.2.24 IRQ Pending Register 4 (INTC\_IRQP4)

Address: E300h base + 18h offset = E318h




#### INTC\_IRQP4 field descriptions

Field	Description
15–0 PENDING[80:65]	Pending IRQs These registers combine to represent the pending IRQs for interrupt vector numbers 2 onward.  0 IRQ pending for this vector number 1 No IRQ pending for this vector number

### 12.2.25 IRQ Pending Register 5 (INTC\_IRQP5)

Address: E300h base + 19h offset = E319h



#### INTC\_IRQP5 field descriptions

Field	Description
15–0 PENDING[96:81]	Pending IRQs These registers combine to represent the pending IRQs for interrupt vector numbers 2 onward.  0 IRQ pending for this vector number 1 No IRQ pending for this vector number

## 12.2.26 IRQ Pending Register 6 (INTC\_IRQP6)

Address: E300h base + 1Ah offset = E31Ah

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	1		PENDING[110:97]													
Write	[Greyed out]															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

### INTC\_IRQP6 field descriptions

Field	Description
15–14 Reserved	This field is reserved. This read-only field is reserved and always has the value 1.
13–0 PENDING[110:97]	<p>Pending IRQs</p> <p>These registers combine to represent the pending IRQs for interrupt vector numbers 2 onward.</p> <p><b>NOTE:</b> For interrupt vector number 110, the edge triggered IRQ's status shown by the corresponding INTC_IRQPn[PENDING] bit depends on when the IRQ Pending register is read. Before the ISR is entered, the PENDING bit shows that the IRQ is pending. After the ISR is entered, the PENDING bit shows that the IRQ is not pending.</p> <p>0 IRQ pending for this vector number 1 No IRQ pending for this vector number</p>

## 12.2.27 Control Register (INTC\_CTRL)

Address: E300h base + 1Bh offset = E31Bh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Read	INT	IPIC		VAB								INT_	1			0	
Write	[Greyed out]	[Greyed out]		[Greyed out]								DIS	[Greyed out]			[Greyed out]	
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	

### INTC\_CTRL field descriptions

Field	Description
15 INT	<p>Interrupt</p> <p>This bit reflects the state of the interrupt to the core.</p> <p>0 No interrupt is being sent to the core. 1 An interrupt is being sent to the core.</p>
14–13 IPIC	Interrupt Priority Level

Table continues on the next page...

**INTC\_CTRL field descriptions (continued)**

Field	Description
	These bits reflect the new interrupt priority level bits being sent to the Core. These bits indicate the priority level needed for a new IRQ to interrupt the current interrupt being sent to the Core. This field is only updated when the core jumps to a new interrupt service routine.  00 Required nested exception priority levels are 0, 1, 2, or 3. 01 Required nested exception priority levels are 1, 2, or 3. 10 Required nested exception priority levels are 2 or 3. 11 Required nested exception priority level is 3.
12–6 VAB	Vector number  This field shows bits [7:1] of the Vector Address Bus used at the time the last IRQ was taken. In the case of a fast interrupt, it shows the lower address bits of the jump address. This field is only updated when the core jumps to a new interrupt service routine.
5 INT_DIS	Interrupt disable  This bit allows the user to disable all interrupts.  0 Normal operation. (default) 1 All interrupts disabled.
4–2 Reserved	This field is reserved. This read-only field is reserved and always has the value 1.
1–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

## 12.3 Functional Description

The Interrupt Controller is a slave on the IPS bus. It contains registers that allow each of the interrupt sources to be set to one of four priority levels (excluding certain interrupts that have fixed priority). All of the interrupt requests of a given level are priority encoded to determine the lowest numerical value of the active interrupt requests for that level. Within a given priority level, number 0 is the highest priority, and number  $n-1$  (where  $n$  is the total number of interrupt sources) is the lowest priority.

### 12.3.1 Normal Interrupt Handling

After the INTC determines that an interrupt is to be serviced and which interrupt has the highest priority, an interrupt vector address is generated. Normal interrupt handling concatenates the vector base address (VBA) and the vector number to determine the vector address. In this way, an offset into the vector table is generated for each interrupt.

## 12.3.2 Interrupt Nesting

Interrupt exceptions may be nested to allow the servicing of an IRQ with higher priority than the current exception. The DSC core controls the masking of interrupt priority levels by setting the I0 and I1 bits in its status register (SR).

**Table 12-29. Interrupt Mask Bit Settings in Core Status Register**

I1 (SR[9])	I0 (SR[8])	Exceptions Permitted	Exceptions Masked
0	0	Priorities 0, 1, 2, 3	None
0	1	Priorities 1, 2, 3	Priority 0
1	0	Priorities 2, 3	Priorities 0, 1
1	1	Priority 3	Priorities 0, 1, 2

The IPIC field of the INTC module's CTRL register reflects the state of the priority level that is presented to the DSC core.

**Table 12-30. Interrupt Priority Level Field Settings**

IPIC	Current Interrupt Priority Level	Required Nested Exception Priority
00	No interrupt or SWILP	Priorities 0, 1, 2, 3
01	Priority 0	Priorities 1, 2, 3
10	Priority 1	Priorities 2, 3
11	Priorities 2 or 3	Priority 3

## 12.3.3 Fast Interrupt Handling

Fast interrupt processing is described in section 9.3.2.2 of the *DSP56800E DSC Core Reference Manual*. The Interrupt Controller recognizes fast interrupts before the core does.

A fast interrupt is defined (to the INTC) by:

1. Setting the priority of the interrupt as level 2, using the appropriate field in the IPR registers.
2. Setting the FIMn register to the appropriate vector number.
3. Setting the FIVALn and FIVAHn registers with the address of the code for the fast interrupt.

When an interrupt occurs, its vector number is compared with the FIM0 and FIM1 register values. If a match occurs, and if the interrupt priority is level 2, the INTC handles the interrupt as a fast interrupt. The INTC takes the vector address from the appropriate FIVALn and FIVAHn registers, instead of generating an address that is an offset from the vector base address (VBA).

The core then fetches the instruction from the indicated vector address. If the instruction is not a JSR, the core starts its fast interrupt handling.

## 12.4 Interrupts

This module does not produce interrupts.



# Chapter 13

## DMA Controller

### 13.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances, see the chip configuration information.

Information found here describes the direct memory access (DMA) controller module. It provides an overview of the module and describes in detail its signals and programming model.

The latter sections of this chapter describe operations, features, and supported data transfer modes in detail.

An example of using several features of the DMA module is described in [AN4631: Using the Asynchronous DMA features of the Kinetis L Series](#).

#### Note


The designation  $n$  is used throughout this section to refer to registers or signals associated with one of the four identical DMA channels: DMA0, DMA1, DMA2, or DMA3.

#### 13.1.1 Overview

The DMA controller module enables fast transfers of data, providing an efficient way to move blocks of data with minimal processor interaction. The DMA module, shown in the following figure, has four channels that allow 8-bit, 16-bit, or 32-bit data transfers. Each channel has a dedicated Source Address register ( $SAR_n$ ), Destination Address register ( $DAR_n$ ), Status register ( $DSR_n$ ), Byte Count register ( $BCR_n$ ), and Control register ( $DCR_n$ ). Collectively, the combined program-visible registers associated with each channel define a transfer control descriptor (TCD). All transfers are dual address, moving

data from a source memory location to a destination memory location with the module operating as a 32-bit bus master connected to the system bus. The programming model is accessed through a 32-bit connection with the slave peripheral bus. DMA data transfers may be explicitly initiated by software or by peripheral hardware requests.

The following figure is a simplified block diagram of the 4-channel DMA controller.



**Figure 13-1. 4-Channel DMA Block Diagram**

The terms *peripheral request* and *DREQ* refer to a DMA request from one of the on-chip peripherals or package pins. The DMA provides hardware handshake signals: either a DMA acknowledge (DACK) or a done indicator back to the peripheral. For details on the connections associated with DMA request inputs, see the register definition for DMA Request Control (DMAREQC).



### 13.1.2 Features

The DMA controller module features:

- Four independently programmable DMA controller channels
- Dual-address transfers via 32-bit master connection to the system bus
- Data transfers in 8-, 16-, or 32-bit blocks
- Continuous-mode or cycle-steal transfers from software or peripheral initiation
- One programmable input selected from 16 possible peripheral requests per channel
- Automatic hardware acknowledge/done indicator from each channel
- Independent source and destination address registers
- Optional modulo addressing and automatic updates of source and destination addresses
- Independent transfer sizes for source and destination
- Optional auto-alignment feature for source or destination accesses
- Optional automatic single or double channel linking
- Programming model accessed via 32-bit slave peripheral bus
- Channel arbitration on transfer boundaries using fixed priority scheme

## 13.2 DMA Transfer Overview


The DMA module can move data within system memory (including memory and peripheral devices) with minimal processor intervention, greatly improving overall system performance.

The DMA module consists of four independent, functionally equivalent channels, so references to DMA in this chapter apply to any of the channels. It is not possible to address all four channels at once.

As soon as a channel has been initialized, it may be started by setting  $DCR_n[START]$  or a properly-selected peripheral DMA request, depending on the status of  $DCR_n[ERQ]$ . Each channel can be programmed to select one peripheral request from a set of 16 possible request inputs.

The DMA controller supports dual-address transfers using its bus master connection to the system bus. The DMA channels support transfers up to 32 data bits in size and have the same memory map addressability as the processor.

- **Dual-address transfers**—A dual-address transfer consists of a read followed by a write and is initiated by a request using the DCRn[START] bit or by a peripheral DMA request. The read data is temporarily held in the DMA channel hardware until the write operation. Two types of single transfers occur: a read from a source address followed by a write to a destination address. See the following figure.



**Figure 13-2. Dual-Address Transfer**

Any operation involving a DMA channel follows the same three steps:

1. **Channel initialization**—The transfer control descriptor, contained in the channel registers, is loaded with address pointers, a byte-transfer count, and control information using accesses from the slave peripheral bus.
2. **Data transfer**—The DMA accepts requests for data transfers. Upon receipt of a request, it provides address and bus control for the transfers via its master connection to the system bus and temporary storage for the read data. The channel performs one or more source read and destination write data transfers.
3. **Channel termination**—Occurs after the operation is finished successfully or due to an error. The channel indicates the operation status in the channel's DSR, described in the definitions of the DMA Status Registers (DSRn) and Byte Count Registers (BCRn).

## 13.3 Memory Map/Register Definition

Information about the registers related to the DMA controller module can be found here.

Descriptions of each register and its bit assignments follow. Modifying DMA control registers during a transfer can result in undefined operation. The following table shows the mapping of DMA controller registers. The DMA programming model is accessed via the slave peripheral bus. The concatenation of the source and destination address registers, the status and byte count register, and the control register create a 128-bit transfer control descriptor (TCD) that defines the operation of each DMA channel.

### NOTE

On this chip, these registers are addressed in 16-bit words. The base address and offsets are presented in 16-bit words.

**DMA memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
C800	DMA Request Control Register (DMA_REQC)	32	R/W	0000_0000h	<a href="#">13.3.1/248</a>
C880	Source Address Register (DMA_SAR0)	32	R/W	0000_0000h	<a href="#">13.3.2/252</a>
C882	Destination Address Register (DMA_DAR0)	32	R/W	0000_0000h	<a href="#">13.3.3/252</a>
C884	DMA Status Register / Byte Count Register (DMA_DSR_BCR0)	32	R/W	0000_0000h	<a href="#">13.3.4/252</a>
C886	DMA Control Register (DMA_DCR0)	32	R/W	0000_0000h	<a href="#">13.3.5/255</a>
C888	Source Address Register (DMA_SAR1)	32	R/W	0000_0000h	<a href="#">13.3.2/252</a>
C88A	Destination Address Register (DMA_DAR1)	32	R/W	0000_0000h	<a href="#">13.3.3/252</a>
C88C	DMA Status Register / Byte Count Register (DMA_DSR_BCR1)	32	R/W	0000_0000h	<a href="#">13.3.4/252</a>
C88E	DMA Control Register (DMA_DCR1)	32	R/W	0000_0000h	<a href="#">13.3.5/255</a>
C890	Source Address Register (DMA_SAR2)	32	R/W	0000_0000h	<a href="#">13.3.2/252</a>
C892	Destination Address Register (DMA_DAR2)	32	R/W	0000_0000h	<a href="#">13.3.3/252</a>
C894	DMA Status Register / Byte Count Register (DMA_DSR_BCR2)	32	R/W	0000_0000h	<a href="#">13.3.4/252</a>
C896	DMA Control Register (DMA_DCR2)	32	R/W	0000_0000h	<a href="#">13.3.5/255</a>
C898	Source Address Register (DMA_SAR3)	32	R/W	0000_0000h	<a href="#">13.3.2/252</a>
C89A	Destination Address Register (DMA_DAR3)	32	R/W	0000_0000h	<a href="#">13.3.3/252</a>
C89C	DMA Status Register / Byte Count Register (DMA_DSR_BCR3)	32	R/W	0000_0000h	<a href="#">13.3.4/252</a>
C89E	DMA Control Register (DMA_DCR3)	32	R/W	0000_0000h	<a href="#">13.3.5/255</a>


### 13.3.1 DMA Request Control Register (DMA\_REQC)

This register provides a software-controlled connection matrix for DMA requests and acknowledges. Each channel supports 16 possible peripheral requests. The register is programmed to select one peripheral request from the available sources for each channel of the DMA controller. Additionally, the register routes a DMA acknowledge from the channel back to the appropriate peripheral. Writing to this register determines the exact routing of the DMA requests to each of the four channels of the DMA module.

If DCRn[ERQ] is set and the channel is idle, the assertion of the appropriate DREQn signal activates channel n.

The connections of the DMA request sources to the specific channels are device-specific. Refer to the Chip Configuration details for more information.

Address: C800h base + 0h offset = C800h



**DMA\_REQC field descriptions**

Field	Description
31 CFSM0	<p>Clear state machine control 0</p> <p>This bit clears the state machine for DMA channel 0. When changing the DMAC0 field to select a different requester, set (write 1) to the CFSM0 bit to clear the channel's state machine. Writing 0 to this bit has no effect. The bit always reads as 0.</p> <p>0 No effect 1 Clear state machine for DMA channel 0</p>

*Table continues on the next page...*

**DMA\_REQC field descriptions (continued)**

Field	Description
30–28 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
27–24 DMAC0	<p>DMA channel 0</p> <p>This four-bit field defines the logical connection between the DMA requesters and DMA channel 0. There are sixteen possible requesters per channel and any request from the possible sources can be routed to the DMA channel 0. Effectively, the DMAREQC register provides a software-controlled routing matrix of the DMA request signals to the 4 channels of the DMA module. DMAC0 controls DMA channel 0.</p> <p>The DMA also uses this register to control the broadcasting of acknowledge/done signals back to the selected peripheral to complete the hardware-initiated data transfer.</p> <p>The definition of the 16 possible DMA request sources for each channel is device specific. Refer to the Chip Configuration details for more information.</p> <p>0000 Select request 0 as the source                      0001 Select request 1 as the source                      0010 Select request 2 as the source                      0011 Select request 3 as the source                      0100 Select request 4 as the source                      0101 Select request 5 as the source                      0110 Select request 6 as the source                      0111 Select request 7 as the source                      1000 Select request 8 as the source                      1001 Select request 9 as the source                      1010 Select request 10 as the source                      1011 Select request 11 as the source                      1100 Select request 12 as the source                      1101 Select request 13 as the source                      1110 Select request 14 as the source                      1111 Select request 15 as the source</p>
23 CFSM1	<p>Clear state machine control 1</p> <p>This bit clears the state machine for DMA channel 1. When changing the DMAC1 field to select a different requester, set (write 1) to the CFSM1 bit to clear the channel's state machine. Writing 0 to this bit has no effect. The bit always reads as 0.</p> <p>0 No effect                      1 Clear state machine for DMA channel 1</p>
22–20 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
19–16 DMAC1	<p>DMA channel 1</p> <p>This four-bit field defines the logical connection between the DMA requesters and DMA channel 1. There are sixteen possible requesters per channel and any request from the possible sources can be routed to the DMA channel 1. Effectively, the DMAREQC register provides a software-controlled routing matrix of the DMA request signals to the 4 channels of the DMA module. DMAC1 controls DMA channel 1.</p> <p>The DMA also uses this register to control the broadcasting of acknowledge/done signals back to the selected peripheral to complete the hardware-initiated data transfer.</p> <p>The definition of the 16 possible DMA request sources for each channel is device specific. Refer to the Chip Configuration details for more information.</p>

*Table continues on the next page...*

**DMA\_REQC field descriptions (continued)**

Field	Description
	0000 Select request 0 as the source 0001 Select request 1 as the source 0010 Select request 2 as the source 0011 Select request 3 as the source 0100 Select request 4 as the source 0101 Select request 5 as the source 0110 Select request 6 as the source 0111 Select request 7 as the source 1000 Select request 8 as the source 1001 Select request 9 as the source 1010 Select request 10 as the source 1011 Select request 11 as the source 1100 Select request 12 as the source 1101 Select request 13 as the source 1110 Select request 14 as the source 1111 Select request 15 as the source
15 CFSM2	Clear state machine control 2  This bit clears the state machine for DMA channel 2. When changing the DMAC2 field to select a different requester, set (write 1) to the CFSM2 bit to clear the channel's state machine. Writing 0 to this bit has no effect. The bit always reads as 0.  0 No effect 1 Clear state machine for DMA channel 2
14–12 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
11–8 DMAC2	DMA channel 2  This four-bit field defines the logical connection between the DMA requesters and DMA channel 2. There are sixteen possible requesters per channel and any request from the possible sources can be routed to the DMA channel 2. Effectively, the DMAREQC register provides a software-controlled routing matrix of the DMA request signals to the 4 channels of the DMA module. DMAC2 controls DMA channel 2.  The DMA also uses this register to control the broadcasting of acknowledge/done signals back to the selected peripheral to complete the hardware-initiated data transfer.  The definition of the 16 possible DMA request sources for each channel is device specific. Refer to the Chip Configuration details for more information.  0000 Select request 0 as the source 0001 Select request 1 as the source 0010 Select request 2 as the source 0011 Select request 3 as the source 0100 Select request 4 as the source 0101 Select request 5 as the source 0110 Select request 6 as the source 0111 Select request 7 as the source 1000 Select request 8 as the source 1001 Select request 9 as the source 1010 Select request 10 as the source 1011 Select request 11 as the source


*Table continues on the next page...*

### DMA\_REQC field descriptions (continued)

Field	Description
	1100 Select request 12 as the source 1101 Select request 13 as the source 1110 Select request 14 as the source 1111 Select request 15 as the source
7 CFSM3	Clear state machine control 3  This bit clears the state machine for DMA channel 3. When changing the DMAC3 field to select a different requester, set (write 1) to the CFSM3 bit to clear the channel's state machine. Writing 0 to this bit has no effect. The bit always reads as 0.  0 No effect 1 Clear state machine for DMA channel 3
6–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3–0 DMAC3	DMA channel 3  This four-bit field defines the logical connection between the DMA requesters and DMA channel 3. There are sixteen possible requesters per channel and any request from the possible sources can be routed to the DMA channel 3. Effectively, the DMAREQC register provides a software-controlled routing matrix of the DMA request signals to the 4 channels of the DMA module. DMAC3 controls DMA channel 3.  The DMA also uses this register to control the broadcasting of acknowledge/done signals back to the selected peripheral to complete the hardware-initiated data transfer.  The definition of the 16 possible DMA request sources for each channel is device specific. Refer to the Chip Configuration details for more information.  0000 Select request 0 as the source 0001 Select request 1 as the source 0010 Select request 2 as the source 0011 Select request 3 as the source 0100 Select request 4 as the source 0101 Select request 5 as the source 0110 Select request 6 as the source 0111 Select request 7 as the source 1000 Select request 8 as the source 1001 Select request 9 as the source 1010 Select request 10 as the source 1011 Select request 11 as the source 1100 Select request 12 as the source 1101 Select request 13 as the source 1110 Select request 14 as the source 1111 Select request 15 as the source

### 13.3.2 Source Address Register (DMA\_SARn)

Address: C800h base + 80h offset + (8d × i), where i=0d to 3d




#### DMA\_SARn field descriptions

Field	Description
31–0 SAR	Each SAR contains the byte address used by the DMA controller to read data. The SARn is typically aligned on a 0-modulo-ssize boundary—that is, on the natural alignment of the source data.  <b>NOTE:</b> Most peripheral modules on this chip are addressed in terms on 16-bit words. However, the DMA controller expects a byte address for every module. As a result, in the SARn and DARn registers, the user must always specify a byte address (which is double the value of a 16-bit word address).

### 13.3.3 Destination Address Register (DMA\_DARn)

Address: C800h base + 82h offset + (8d × i), where i=0d to 3d



#### DMA\_DARn field descriptions

Field	Description
31–0 DAR	Each DAR contains the byte address used by the DMA controller to write data. The DARn is typically aligned on a 0-modulo-dsize boundary—that is, on the natural alignment of the destination data.  <b>NOTE:</b> Most peripheral modules on this chip are addressed in terms on 16-bit words. However, the DMA controller expects a byte address for every module. As a result, in the SARn and DARn registers, the user must always specify a byte address (which is double the value of a 16-bit word address).

### 13.3.4 DMA Status Register / Byte Count Register (DMA\_DSR\_BCRn)

DSR and BCR are two logical registers that occupy one 32-bit address. DSRn occupies bits 31–24, and BCRn occupies bits 23–0. DSRn contains flags indicating the channel status, and BCRn contains the number of bytes yet to be transferred for a given block.


On the successful completion of the write transfer, BCRn decrements by 1, 2, or 4 for 8-bit, 16-bit, or 32-bit accesses, respectively. BCRn is cleared if a 1 is written to DSR[DONE].



In response to an event, the DMA controller writes to the appropriate DSRn bit. Only a write to DSRn[**DONE**] results in action. DSRn[**DONE**] is set when the block transfer is complete.

When a transfer sequence is initiated and BCRn[**BCR**] is not a multiple of 4 or 2 when the DMA is configured for 32-bit or 16-bit transfers, respectively, DSRn[**CE**] is set and no transfer occurs.

Address: C800h base + 84h offset + (8d × i), where i=0d to 3d



**DMA\_DSR\_BCRn field descriptions**

Field	Description
31 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
30 CE	Configuration Error  Any of the following conditions causes a configuration error: <ul style="list-style-type: none"> <li>BCR, SAR, or DAR does not match the requested transfer size.</li> <li>SSIZE or DSIZE is set to an unsupported value.</li> <li>BCR equals 0 when the DMA receives a start condition.</li> </ul> CE is cleared at hardware reset or by writing a 1 to DONE.  0 No configuration error exists. 1 A configuration error has occurred.
29 BES	Bus Error on Source


Table continues on the next page...

**DMA\_DSR\_BCR<sub>n</sub> field descriptions (continued)**

Field	Description
	<p>BES is cleared at hardware reset or by writing a 1 to DONE.</p> <p>0 No bus error occurred. 1 The DMA channel terminated with a bus error during the read portion of a transfer.</p>
28 BED	<p>Bus Error on Destination</p> <p>BED is cleared at hardware reset or by writing a 1 to DONE.</p> <p>0 No bus error occurred. 1 The DMA channel terminated with a bus error during the write portion of a transfer.</p>
27 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
26 REQ	<p>Request</p> <p>0 No request is pending or the channel is currently active. Cleared when the channel is selected. 1 The DMA channel has a transfer remaining and the channel is not selected.</p>
25 BSY	<p>Busy</p> <p>0 DMA channel is inactive. Cleared when the DMA has finished the last transaction. 1 BSY is set the first time the channel is enabled after a transfer is initiated.</p>
24 DONE	<p>Transactions Done</p> <p>Set when all DMA controller transactions complete as determined by transfer count, or based on error conditions. When BCR reaches 0, DONE is set when the final transfer completes successfully. DONE can also be used to abort a transfer by resetting the status bits. When a transfer completes, software must clear DONE before reprogramming the DMA.</p> <p>0 DMA transfer is not yet complete. Writing a 0 has no effect. 1 DMA transfer completed. Writing a 1 to this bit clears all DMA status bits and should be used in an interrupt service routine to clear the DMA interrupt and error bits.</p>
23–0 BCR	<p>This field contains the number of bytes yet to be transferred for a given block.</p>

### 13.3.5 DMA Control Register (DMA\_DCRn)

Address: C800h base + 86h offset + (8d × i), where i=0d to 3d



#### DMA\_DCRn field descriptions

Field	Description
31 EINT	<p>Enable Interrupt on Completion of Transfer</p> <p>Determines whether an interrupt is generated by completing a transfer or by the occurrence of an error condition.</p> <p>0 No interrupt is generated. 1 Interrupt signal is enabled.</p>
30 ERQ	<p>Enable Peripheral Request</p> <p><b>CAUTION:</b> Be careful: a collision can occur between START and D_REQ when ERQ is 1.</p> <p>0 Peripheral request is ignored. 1 Enables peripheral request, defined by the appropriate REQQ[DMACn] field, to initiate transfer. A software-initiated request (setting START) is always enabled.</p>
29 CS	<p>Cycle Steal</p> <p>0 DMA continuously makes read/write transfers until the BCR decrements to 0. 1 Forces a single read/write transfer per request.</p>
28 AA	<p>Auto-align</p>

Table continues on the next page...

**DMA\_DCRn field descriptions (continued)**

Field	Description
	<p>AA and SIZE bits determine whether the source or destination is auto-aligned; that is, transfers are optimized based on the address and size.</p> <p>0 Auto-align disabled</p> <p>1 If SSIZE indicates a transfer no smaller than DSIZE, source accesses are auto-aligned; otherwise, destination accesses are auto-aligned. Source alignment takes precedence over destination alignment. If auto-alignment is enabled, the appropriate address register increments, regardless of DINC or SINC.</p>
27–25 Reserved	<p>This field is reserved.</p> <p>This read-only field is reserved and always has the value 0.</p>
24 Reserved	<p>This field is reserved.</p> <p><b>CAUTION:</b> Must be written as zero; otherwise, undefined behavior results.</p>
23 Reserved	<p>This field is reserved.</p> <p><b>CAUTION:</b> Must be written as zero; otherwise, undefined behavior results.</p>
22 SINC	<p>Source Increment</p> <p>Controls whether the source address increments after each successful transfer.</p> <p>0 No change to SAR after a successful transfer.</p> <p>1 The SAR increments by 1, 2, 4 as determined by the transfer size.</p>
21–20 SSIZE	<p>Source Size</p> <p>Determines the data size of the source bus cycle for the DMA controller.</p> <p>00 32-bit</p> <p>01 8-bit</p> <p>10 16-bit</p> <p>11 Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)</p>
19 DINC	<p>Destination Increment</p> <p>Controls whether the destination address increments after each successful transfer.</p> <p>0 No change to the DAR after a successful transfer.</p> <p>1 The DAR increments by 1, 2, 4 depending upon the size of the transfer.</p>
18–17 DSIZE	<p>Destination Size</p> <p>Determines the data size of the destination bus cycle for the DMA controller.</p> <p>00 32-bit</p> <p>01 8-bit</p> <p>10 16-bit</p> <p>11 Reserved (generates a configuration error (DSRn[CE]) if incorrectly specified at time of channel activation)</p>
16 START	<p>Start Transfer</p> <p>0 DMA inactive</p> <p>1 The DMA begins the transfer in accordance to the values in the TCDn. START is cleared automatically after one module clock and always reads as logic 0.</p>

Table continues on the next page...

**DMA\_DCRn field descriptions (continued)**

Field	Description
15–12 SMOD	<p>Source Address Modulo</p> <p>Defines the size of the source data circular buffer used by the DMA Controller. If enabled (SMOD is non-zero), the buffer base address is located on a boundary of the buffer size. The value of this boundary is based upon the initial source address (SAR). The base address should be aligned to a 0-modulo-(circular buffer size) boundary. Misaligned buffers are not possible. The boundary is forced to the value determined by the upper address bits in the field selection.</p> <p>0000 Buffer disabled            0001 Circular buffer size is 16 bytes.            0010 Circular buffer size is 32 bytes.            0011 Circular buffer size is 64 bytes.            0100 Circular buffer size is 128 bytes.            0101 Circular buffer size is 256 bytes.            0110 Circular buffer size is 512 bytes.            0111 Circular buffer size is 1 KB.            1000 Circular buffer size is 2 KB.            1001 Circular buffer size is 4 KB.            1010 Circular buffer size is 8 KB.            1011 Circular buffer size is 16 KB.            1100 Circular buffer size is 32 KB.            1101 Circular buffer size is 64 KB.            1110 Circular buffer size is 128 KB.            1111 Circular buffer size is 256 KB.</p>
11–8 DMOD	<p>Destination Address Modulo</p> <p>Defines the size of the destination data circular buffer used by the DMA Controller. If enabled (DMOD value is non-zero), the buffer base address is located on a boundary of the buffer size. The value of this boundary depends on the initial destination address (DAR). The base address should be aligned to a 0-modulo-(circular buffer size) boundary. Misaligned buffers are not possible. The boundary is forced to the value determined by the upper address bits in the field selection.</p> <p>0000 Buffer disabled            0001 Circular buffer size is 16 bytes            0010 Circular buffer size is 32 bytes            0011 Circular buffer size is 64 bytes            0100 Circular buffer size is 128 bytes            0101 Circular buffer size is 256 bytes            0110 Circular buffer size is 512 bytes            0111 Circular buffer size is 1 KB            1000 Circular buffer size is 2 KB            1001 Circular buffer size is 4 KB            1010 Circular buffer size is 8 KB            1011 Circular buffer size is 16 KB            1100 Circular buffer size is 32 KB            1101 Circular buffer size is 64 KB            1110 Circular buffer size is 128 KB            1111 Circular buffer size is 256 KB</p>
7 D_REQ	<p>Disable Request</p>

*Table continues on the next page...*

### DMA\_DCR<sub>n</sub> field descriptions (continued)

Field	Description
	<p>DMA hardware automatically clears the corresponding DCR<sub>n</sub>[ERQ] bit when the byte count register reaches 0.</p> <p>0 ERQ bit is not affected. 1 ERQ bit is cleared when the BCR is exhausted.</p>
6 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
5–4 LINKCC	<p>Link Channel Control</p> <p>Allows DMA channels to have their transfers linked. The current DMA channel triggers a DMA request to the linked channels (LCH1 or LCH2) depending on the condition described by the LINKCC bits.</p> <p>If not in cycle steal mode (DCR<sub>n</sub>[CS]=0) and LINKCC equals 01 or 10, no link to LCH1 occurs.</p> <p>If LINKCC equals 01, a link to LCH1 is created after each cycle-steal transfer performed by the current DMA channel is completed. As the last cycle-steal is performed and the BCR reaches zero, then the link to LCH1 is closed and a link to LCH2 is created.</p> <p>00 No channel-to-channel linking 01 Perform a link to channel LCH1 after each cycle-steal transfer followed by a link to LCH2 after the BCR decrements to 0. 10 Perform a link to channel LCH1 after each cycle-steal transfer 11 Perform a link to channel LCH1 after the BCR decrements to 0.</p>
3–2 LCH1	<p>Link Channel 1</p> <p>Indicates the DMA channel assigned as link channel 1. The link channel number cannot be the same as the currently executing channel, and generates a configuration error if this is attempted (DSR<sub>n</sub>[CE] is set).</p> <p>00 DMA Channel 0 01 DMA Channel 1 10 DMA Channel 2 11 DMA Channel 3</p>
1–0 LCH2	<p>Link Channel 2</p> <p>Indicates the DMA channel assigned as link channel 2. The link channel number cannot be the same as the currently executing channel, and generates a configuration error if this is attempted (DSR<sub>n</sub>[CE] is set).</p> <p>00 DMA Channel 0 01 DMA Channel 1 10 DMA Channel 2 11 DMA Channel 3</p>

## 13.4 Functional Description

In the following discussion, the term DMA request implies that DCR<sub>n</sub>[START] is set, or DCR<sub>n</sub>[ERQ] is set and then followed by assertion of the properly selected DMA peripheral request. DCR<sub>n</sub>[START] is cleared when the channel is activated.

Before initiating a dual-address access, the DMA module verifies that  $DCR_n[SSIZE]$  and  $DCR_n[DSIZE]$  are consistent with the source and destination addresses. If they are not consistent, the configuration error bit,  $DSR_n[CE]$ , is set. If misalignment is detected, no transfer occurs,  $DSR_n[CE]$  is set, and, depending on the DCR configuration, an interrupt event may be issued. If the auto-align bit,  $DCR_n[AA]$ , is set, error checking is performed on the appropriate registers.

A read/write transfer sequence reads data from the source address and writes it to the destination address. The number of bytes transferred is the largest of the sizes specified by  $DCR_n[SSIZE]$  and  $DCR_n[DSIZE]$  in the DMA Control Registers ( $DCR_n$ ).

Source and destination address registers ( $SAR_n$  and  $DAR_n$ ) can be programmed in the  $DCR_n$  to increment at the completion of a successful transfer.

### 13.4.1 Transfer requests (Cycle-Steal and Continuous modes)

The DMA channel supports software-initiated or peripheral-initiated requests. A request is issued by setting  $DCR_n[START]$  or when the selected peripheral request asserts and  $DCR_n[ERQ]$  is set. Setting  $DCR_n[ERQ]$  enables recognition of the peripheral DMA requests. Selecting between cycle-steal and continuous modes minimizes bus usage for either type of request.

- Cycle-steal mode ( $DCR_n[CS] = 1$ )—Only one complete transfer from source to destination occurs for each request. If  $DCR_n[ERQ]$  is set, the request is peripheral initiated. A software-initiated request is enabled by setting  $DCR_n[START]$ .
- Continuous mode ( $DCR_n[CS] = 0$ )—After a software-initiated or peripheral request, the DMA continuously transfers data until  $BCR_n$  reaches 0. The DMA performs the specified number of transfers, then retires the channel.

In either mode, the crossbar switch performs independent arbitration on each slave port after each transaction.

### 13.4.2 Channel initialization and startup

Before a data transfer starts, the channel's transfer control descriptor must be initialized with information describing configuration, request-generation method, and pointers to the data to be moved.

### 13.4.2.1 Channel prioritization

The four DMA channels are prioritized based on number, with channel 0 having highest priority and channel 3 having the lowest, that is, channel 0 > channel 1 > channel 2 > channel 3.

Simultaneous peripheral requests activate the channels based on this priority order. Once activated, a channel runs to completion as defined by  $DCRn[CS]$  and  $BCRn$ .

### 13.4.2.2 Programming the DMA Controller Module

#### CAUTION

During a channel's execution, writes to programming model registers can corrupt the data transfer. The DMA module itself does not have a mechanism to prevent writes to registers during a channel's execution.

General guidelines for programming the DMA are:

- The REQC register is configured to select the peripheral DMA requests and assign them to the individual DMA channels.
- $TCDn$  is initialized.
  - $SARn$  is loaded with the source (read) address. If the transfer is from a peripheral device to memory or to another peripheral, the source address is the location of the peripheral data register. If the transfer is from memory to a peripheral device or to memory, the source address is the starting address of the data block. This can be any appropriately aligned address.
  - $DARn$  is initialized with the destination (write) address. If the transfer is from a peripheral device to memory, or from memory to memory,  $DARn$  is loaded with the starting address of the data block to be written. If the transfer is from memory to a peripheral device, or from a peripheral device to a peripheral device,  $DARn$  is loaded with the address of the peripheral data register. This address can be any appropriately aligned address.



- $SAR_n$  and  $DAR_n$  change after each data transfer depending on  $DCR_n[SSIZE, DSIZE, SINC, DINC, SMOD, DMOD]$  and the starting addresses. Increment values can be 1, 2, or 4 for 8-bit, 16-bit, or 32-bit transfers, respectively. If the address register is programmed to remain unchanged, the register is not incremented after the data transfer.
- $BCR_n[BCR]$  must be loaded with the total number of bytes to be transferred. It is decremented by 1, 2, or 4 at the end of each transfer, depending on the transfer size.  $DSR_n[DONE]$  must be cleared for channel startup.
- After the channel has been initialized, it may be started by setting  $DCR_n[START]$  or a properly selected peripheral DMA request, depending on the status of  $DCR_n[ERQ]$ . For a software-initiated transfer, the channel can be started by setting  $DCR_n[START]$  as part of a single 32-bit write to the last 32 bits of the  $TCD_n$ ; that is, it is not required to write the  $DCR_n$  with  $START$  cleared and then perform a second write to explicitly set  $START$ .
- Programming the channel for a software-initiated request causes the channel to request the system bus and start transferring data immediately. If the channel is programmed for peripheral-initiated request, a properly selected peripheral DMA request must be asserted before the channel begins the system bus transfers.
- The hardware can automatically clear  $DCR_n[ERQ]$ , disabling the peripheral request, when  $BCR_n$  reaches zero by setting  $DCR_n[D\_REQ]$ .
- Changes to  $DCR_n$  are effective immediately while the channel is active. To avoid problems with changing a DMA channel setup, write a one to  $DSR_n[DONE]$  to stop the DMA channel.

### 13.4.3 Dual-Address Data Transfer Mode

Each channel supports dual-address transfers. Dual-address transfers consist of a source data read and a destination data write. The DMA controller module begins a dual-address transfer sequence after a DMA request. If no error condition exists,  $DSR_n[REQ]$  is set.

- Dual-address read—The DMA controller drives the  $SAR_n$  value onto the system address bus. If  $DCR_n[SINC]$  is set, the  $SAR_n$  increments by the appropriate number of bytes upon a successful read cycle. When the appropriate number of read cycles complete (multiple reads if the destination size is larger than the source), the DMA initiates the write portion of the transfer.

If a termination error occurs,  $DSR_n[BES, DONE]$  are set and DMA transactions stop.

- Dual-address write—The DMA controller drives the  $DAR_n$  value onto the system address bus. When the appropriate number of write cycles complete (multiple writes if the source size is larger than the destination),  $DAR_n$  increments by the appropriate number of bytes if  $DCR_n[DINC]$  is set.  $BCR_n$  decrements by the appropriate number of bytes.  $DSR_n[DONE]$  is set when  $BCR_n$  reaches zero. If the  $BCR_n$  is greater than zero, another read/write transfer is initiated if continuous mode is enabled ( $DCR_n[CS] = 0$ ).

If a termination error occurs,  $DSR_n[BED, DONE]$  are set and DMA transactions stop.

### 13.4.4 Advanced Data Transfer Controls: Auto-Alignment

Typically, auto-alignment for DMA transfers applies for transfers of large blocks of data. As a result, it does not apply for peripheral-initiated cycle-steal transfers.

Auto-alignment allows block transfers to occur at the optimal size based on the address, byte count, and programmed size. To use this feature,  $DCR_n[AA]$  must be set. The source is auto-aligned if  $DCR_n[SSIZE]$  indicates a transfer size larger than  $DCR_n[DSIZE]$ . Source alignment takes precedence over the destination when the source and destination sizes are equal. Otherwise, the destination is auto-aligned. The address register chosen for alignment increments regardless of the increment value. Configuration error checking is performed on registers not chosen for alignment.

If  $BCR_n$  is greater than 16, the address determines transfer size. Transfers of 8 bits, 16 bits, or 32 bits are transferred until the address is aligned to the programmed size boundary, at which time accesses begin using the programmed size. If  $BCR_n$  is less than 16 at the start of a transfer, the number of bytes remaining dictates transfer size.

Consider this example, which shows byte addresses inside the DMA registers:

- AA equals 1.
- $SAR_n$  equals 0x0101 (core data address in RAM).
- $BCR_n$  equals 0x00\_00F0.
- SSIZE equals 00 (32 bits).
- DSIZE equals 01 (8 bits).

Because  $SSIZE > DSIZE$ , the source is auto-aligned. Error checking is performed on destination registers. The access sequence is as follows:

1. Read 1 byte from 0x0101, increment  $SAR_n$ , write 1 byte (using  $DAR_n$ ).
2. Read 2 bytes from 0x0102, increment  $SAR_n$ , write 2 bytes.

3. Read 4 bytes from 0x0104, increment  $SAR_n$ , write 4 bytes.
4. Repeat 4-byte operations until  $SAR_n$  equals 0x01F0.
5. Read byte from 0x01F0, increment  $SAR_n$ , write byte.

If  $DSIZE$  is another size, data writes are optimized to write the largest size allowed based on the address, but not exceeding the configured size.

### 13.4.5 Termination

An unsuccessful transfer can terminate for one of the following reasons:

- Error conditions—When the DMA encounters a read or write cycle that terminates with an error condition,  $DSR_n[BES]$  is set for a read and  $DSR_n[BED]$  is set for a write before the transfer is halted. If the error occurred in a write cycle, data in the internal holding registers is lost.
- Interrupts—If  $DCR_n[EINT]$  is set, the DMA drives the appropriate interrupt request signal. The processor can read  $DSR_n$  to determine whether the transfer terminated successfully or with an error.  $DSR_n[DONE]$  is then written with a 1 to clear the interrupt,  $DSR_n[DONE]$ , and error status bits.



# Chapter 14

## Power Management Controller (PMC)

### 14.1 Introduction

#### 14.1.1 Overview

This specification details the on-chip power management controller module. This module contains the core voltage regulators and power monitoring circuitry. Its function is to ensure that the chip is operated only within legal voltage ranges and to assist in the orderly shutdown of the chip in the event that the power supply is interrupted. It also regulates the internal voltage rails for the core digital and analog logic.


#### 14.1.2 Features

- Small voltage regulator generates 2.7 V and 1.2 V regulated supply for analog components.
- Large voltage regulator generates 1.2 V regulated supply for core digital logic.
- LVI27 Low voltage interrupt generated when VDDIO drops consistently below 2.7 V.
- LVI22 Low voltage interrupt generated when VDDIO drops consistently below 2.2 V.
- Power On Reset asserts when VDDIO drops below 2.0 V.
- Power on Reset deasserts only when VDDIO is consistently above 2.7 V.
- POR, LVI27, and LVI22 levels have 50-100 mV of internal hysteresis.
- Large regulator has standby mode which reduces its power consumption but limits the current it can supply to the part.
- Flag to indicate when the small regulator's 2.7 V supply is ready to be used.

The assumption is made that power supply voltages move relatively slowly with respect to the system clocks, allowing the chip some control over its future operation.

### 14.1.3 Modes of Operation

By definition, this module has the most impact on the chip when the power supply voltages are moving. The PMC implements power supply regulation, power on reset, and low voltage detection functions. The internal integration of these functions as well as the integration of power supplies with other system functions is illustrated in the following diagram.



**Figure 14-1. Illustrative integration of the Power Management Controller**

Figure 14-1 illustrates the integration of the power supervisor. The large regulator generates the 1.2V VDD\_INT digital supply which is used by IO cells, core logic, Flash and RAM. The small regulator generates the 2.7V VDDA\_INT analog supply which is

used by various analog modules. The POR\_LVI module uses the unregulated supply VDDIO to generate a raw POR reset which releases at VDDIO=2.0V, an LV22 low voltage detect which releases at VDDIO=2.2V and an LV27 low voltage detect which releases at VDDIO=2.7V. The PMC uses the POR and low voltage detect signals to provide a flexible infrastructure for detecting VDDIO changes relative to the two LVI detect levels and invoking the low voltage interrupt.

The SR27PDN, SR27STDBY, and LRSTDBY inputs are controlled from memory mapped register fields in the SIM. Standby mode reduces a regulator's drive capacity but also reduces its power consumption. LRSTDBY will control large regulator standby mode. SR27STDBY will control standby mode for the 2.7V supply from the small regulator. SR27PDN will control the powerdown of the 2.7V supply from the small regulator and takes precedence over SR27STDBY.

The standby and powerdown controls for the 1.2 V supply from the small regulator are tied in the powered down state because this supply is unused.

#### 14.1.4 Block Diagram

The internal organization of the PMC is illustrated in [Figure 14-2](#).

##### NOTE

The deglitch flops must be clocked by a continuously running clock so these interrupts can wake the part up if it is in stop mode.




Figure 14-2. PMC Block Diagram

## 14.2 Memory Map and Register Descriptions

### PMC memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E2A0	Control Register (PMC_CTRL)	16	R/W	7000h	<a href="#">14.2.1/269</a>
E2A1	Status Register (PMC_STS)	16	w1c	0020h	<a href="#">14.2.2/270</a>



## 14.2.1 Control Register (PMC\_CTRL)

Address: E2A0h base + 0h offset = E2A0h

Bit	15	14	13	12	11	10	9	8
Read	TRIM				0			
Write								
Reset	0	1	1	1	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	VRBEN	0			HV27IE	HV22IE	LV27IE	LV22IE
Write								
Reset	0	0	0	0	0	0	0	0

### PMC\_CTRL field descriptions

Field	Description
15–12 TRIM	Bandgap Trim This field is used to trim the bandgap reference in the regulator. Its reset state is mid-range.
11–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7 VRBEN	Voltage Reference Buffer Enable This bit enables a buffer that drives the 1.2 V bandgap reference to the ADC. This bit should be enabled if the user wants to calibrate the ADC using the 1.2 V reference. The bit may be disabled to save power when ADC calibration is not being performed.  0 Disable voltage reference buffering. 1 Enable voltage reference buffering.
6–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3 HV27IE	2.7 V High Voltage Interrupt Enable This bit allows the STS[LVI] bit to be set when the STS[LV27F] bit is clear. While LV27F is high (VDDIO is below 2.7 V), set this bit and an LVI interrupt is generated when LV27F becomes low (VDDIO becomes greater than 2.7 V).  0 Disable setting the high voltage interrupt. 1 Enable setting the high voltage interrupt.
2 HV22IE	2.2 V High Voltage Interrupt Enable This bit allows the STS[LVI] bit to be set when the STS[LV22F] bit is clear. While LV22F is high (VDDIO is below 2.2 V), set this bit and an LVI interrupt is generated when LV22F becomes low (VDDIO becomes greater than 2.2 V).  0 Disable setting the high voltage interrupt. 1 Enable setting the high voltage interrupt.
1 LV27IE	2.7 V Low Voltage Interrupt Enable

Table continues on the next page...

### PMC\_CTRL field descriptions (continued)

Field	Description
	<p>This bit allows the STS[LVI] bit to be set when the STS[LV27F] bit is set. While LV27F is low (VDDIO is above 2.7 V), set this bit and an LVI interrupt is generated when LV27F becomes high (VDDIO becomes lower than 2.7 V).</p> <p>0 Disable setting the low voltage interrupt. 1 Enable setting the low voltage interrupt.</p>
0 LV22IE	<p>2.2 V Low Voltage Interrupt Enable</p> <p>This bit allows the STS[LVI] bit to be set when the STS[LV22F] bit is set. While LV22F is low (VDDIO is above 2.2 V), set this bit and an LVI interrupt is generated when LV22F becomes high (VDDIO becomes lower than 2.2 V).</p> <p>0 Disable setting the low voltage interrupt. 1 Enable setting the low voltage interrupt.</p>

## 14.2.2 Status Register (PMC\_STS)

Address: E2A0h base + 1h offset = E2A1h

Bit	15	14	13	12	11	10	9	8
Read	0							
Write	[Shaded]							
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	0		SR27	LVI	SLV27F	SLV22F	LV27F	LV22F
Write	[Shaded]	[Shaded]	[Shaded]	w1c	w1c	w1c	[Shaded]	[Shaded]
Reset	0	0	1	0	0	0	0	0

### PMC\_STS field descriptions

Field	Description
15–6 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
5 SR27	<p>Small Regulator 2.7 V Active Flag</p> <p>This read-only bit indicates that the small regulator 2.7 V supply, which supplies power to the crystal oscillator, relaxation oscillator, PLL, and duty cycle corrector, is powered up and ready to use. The small regulator 2.7 V supply is powered down using the SIM's PWR[SR27PDN] bits. The small regulator requires 100 μs to wake up from power down. Since the maximum clock frequency is 200 kHz while in VLPRUN mode (the only mode where the small regulator is powered down), this flag is set about 20 clock cycles after the SIM's PWR[SR27PDN] bits turn on the small regulator 2.7 V supply. Verify this flag is set before turning on any of the devices that are powered by the small regulator's 2.7 V supply.</p> <p>0 The small regulator 2.7 V supply is not ready to be used. 1 The small regulator 2.7 V supply is ready to be used.</p>

Table continues on the next page...

**PMC\_STS field descriptions (continued)**

Field	Description
4 LVI	<p>Low Voltage Interrupt</p> <p>This bit is the low voltage interrupt. This bit is set by any of several conditions:</p> <ul style="list-style-type: none"> <li>• STS[LV22F] and CTRL[LV22IE],</li> <li>• STS[LV27F] and CTRL[LV27IE],</li> <li>• STS[LV22F] and CTRL[HV22IE], or</li> <li>• STS[LV27F] and CTRL[HV27IE]</li> </ul> <p>Once set, this bit remains set until a 1 is written to this bit position or a reset occurs. Writing a 0 has no effect.</p> <p>Following is an explanation of how to configure these controls to detect rising and/or falling transitions of VDDIO relative to 2.7 V or 2.2 V.</p> <p>When STS[LV27F] is low (VDDIO is above 2.7 V), both HV22IE and HV27IE should be cleared. Setting LV27IE and clearing LV22IE asserts LVI when VDDIO falls below 2.7 V. Setting LV22IE and clearing LV27F asserts LVI if VDDIO falls below 2.2 V. Setting both LV27F and LV22F has the same effect as setting only LV27F, which asserts LVI when VDDIO falls below 2.7 V.</p> <p>When STS[LV22F] and STS[LV27F] are both high (VDDIO is below 2.2 V), both LV22IE and LV27IE should be cleared. Setting HV22IE and clearing HV27IE asserts LVI when VDDIO rises above 2.2 V. Setting HV27IE and clearing HV22IE asserts LVI if VDDIO rises above 2.7 V. Setting both HV22IE and HV27IE has the same effect as setting only HV22IE, which asserts LVI when VDDIO rises above 2.2 V.</p> <p>When STS[LV27F] is high (VDDIO is below 2.7 V) and STS[LV22F] is low (VDDIO is above 2.2 V), both LV27IE and HV22IE should be cleared. Setting HV27IE and clearing LV22IE asserts LVI only if VDDIO rises above 2.7 V. Setting LV22IE and clearing HV22IE asserts LVI only if VDDIO falls below 2.2 V. Setting both HV27IE and LV22IE asserts LVI if VDDIO either falls below 2.2 V or rises above 2.7 V.</p> <p>0 Low voltage interrupt cleared. 1 Low voltage interrupt asserted.</p>
3 SLV27F	<p>Sticky 2.7 V Low Voltage Flag</p> <p>This sticky bit indicates that the 3.3 V supply dropped below the 2.7 V level at some point. Once set, this bit remains set until a 1 is written to this bit position or a reset occurs. Writing a 0 has no effect.</p> <p>0 3.3 V supply has not dropped below the 2.7 V threshold. 1 3.3 V supply has dropped below the 2.7 V threshold.</p>
2 SLV22F	<p>Sticky 2.2 V Low Voltage Flag</p> <p>This sticky bit indicates that the 3.3 V supply dropped below the 2.2 V level at some point. Once set, this bit remains set until a 1 is written to this bit position or a reset occurs. Writing a 0 has no effect.</p> <p>0 3.3 V supply has not dropped below the 2.2 V threshold. 1 3.3 V supply has dropped below the 2.2 V threshold.</p>
1 LV27F	<p>2.7 V Low Voltage Flag</p> <p>This read-only bit indicates that the 3.3 V supply is currently below the 2.7 V level. This bit may reset itself if the supply voltage rises above the threshold.</p> <p>0 3.3 V supply is not below the 2.7 V threshold. 1 3.3 V supply is below the 2.7 V threshold.</p>
0 LV22F	<p>2.2 V Low Voltage Flag</p> <p>This read-only bit indicates that the 3.3 V supply is currently below the 2.2 V level. This bit may reset itself if the supply voltage rises above the threshold.</p>

*Table continues on the next page...*

**PMC\_STS field descriptions (continued)**

Field	Description
0	3.3 V supply is not below the 2.2 V threshold.
1	3.3 V supply is below the 2.2 V threshold.

### 14.3 Functional Description

As shown in the block diagram,  $V_{DDIO}$  is processed by the POR\_LVI analog module to generate an internal power-on reset and LV22 and LV27 low voltage detection signals. The PMC performs deglitch functions on these signals and uses them to generate noise-free versions of the raw POR and low voltage detects. These are available in both raw and sticky (registered) forms.

The LVI logic in the PMC uses four interrupt enables and the two low voltage detects for  $V_{DDIO} = 2.7\text{ V}$  and  $V_{DDIO} = 2.2\text{ V}$  to generate a single low voltage interrupt. By properly configuring these four interrupt enables based upon the current  $V_{DDIO}$  voltage range (as indicated by two low voltage detect signals), the LVI can be configured to assert on any possible falling or rising transition of  $V_{DDIO}$  through either of the two fixed LVI levels.

The POR circuit is designed to assert the internal POR reset until  $V_{DDIO}$  is above 2.0 V. The hysteresis function of the PMC, however, keeps the POR\_B output asserted until LV27 detection indicates that  $V_{DDIO}$  is above 2.7 V. The POR\_B output will not reassert until internal  $V_{DDIO}$  falls below 2.0 V.

The deglitch blocks are essentially strings of 4 flops in series. The outputs of all 4 must agree before the STS[LV27F or LV22F] bits change state. This is intended to prevent the LVI circuitry from responding to momentary glitches brought about as a result of normal operation.

Figure 14-5 illustrates operation of the POR\_B versus low voltage detect circuits. Low voltage detection circuits indicate the voltage on  $V_{DDIO}$ , the external 3.3 V supply, relative to 2.7 V and 2.2 V.




Figure 14-5. POR\_B Versus Low-Voltage Detects

## 14.4 Resets

Table 14-4. Reset Summary

Reset	Source	Characteristics
POR_B	This module	When asserted, indicates that the supply voltage is too low for reliable operation.
RESET_B	SIM	Used to reset the power management controller registers. This signal is usually derived from POR_B and other chip reset sources.

## 14.5 Clocks

Clock	Source	Used by
IPBus Clock	SIM	Used by glitch filter during normal operation and by control registers at all times.
Oscillator Clock	Oscillator	Used by glitch filter during stop mode and during power on resets.

## 14.6 Interrupts

Table 14-6. Interrupt Summary

Core Interrupt	Interrupt Flag	Interrupt Enable	Name	Description
ipi_int_lvi (STS[LVI])	STS[SLV27F], STS[SLV22F]	CTRL[LV27IE], CTRL[LV22IE], CTRL[HV27IE], CTRL[HV22IE]	Low Voltage Interrupt	See <a href="#">Memory Map and Register Descriptions</a> for details

# Chapter 15

## Inter-Peripheral Crossbar Switch A (XBARA)

### 15.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances, see the chip configuration information.

#### 15.1.1 Overview

This module implements an array of M N-input combinational muxes. All muxes share the same N inputs in the same order, but each mux has its own independent select field.

The intended application of this module is to provide a flexible crossbar switch function that allows any input (typically from external GPIO or internal module outputs) to be connected to any output (typically to external GPIO or internal module inputs) under user control. This is used to allow user configuration of data paths between internal modules and between internal modules and GPIO.

A subset of the muxes can be configured to support edge detection and either interrupt or DMA request generation based on detected signal edges on the mux output. This allows signal transitions on the signals feeding the crossbar to trigger interrupts or initiate data transfers via DMA into or out of other system modules.

#### 15.1.2 Features

The XBAR module design includes these distinctive features:

- M identical N-input muxes with individual select fields.
- Edge detection with associated interrupt or DMA request generation for a subset of mux outputs.


- Memory mapped registers with IPBus interface for select and control fields.
- Register write protection input signal.

### 15.1.3 Modes of Operation

The XBAR module design operates in only a single mode of operation: Functional Mode. The various counting modes are detailed in [Functional Mode](#).

### 15.1.4 Block Diagram

The block diagram for XBAR is shown in [Figure 15-1](#).



**Figure 15-1. XBAR Block Diagram**



## 15.2 Signal Descriptions

The following table summarizes the module's external signals.

**Table 15-1. Control Signal Properties**

Name	I/O Type	Function	Reset State	Notes
XBAR_OUT [0:NUMOUT-1]	O	Mux Outputs with configurable width	*	
XBAR_IN [0:NUMIN-1]	I	Mux Inputs with configurable width	*	
DMA_REQ	O	DMA request	0	
INT_REQ	O	Interrupt request	0	
DMA_ACK	I	DMA acknowledge	0	

At reset, each output XBAR\_OUT[\*] contains the reset value of the signal driving XBAR\_IN[0].

### 15.2.1 XBAR\_OUT[0:NUM\_OUT-1] - MUX Outputs

This is a one-dimensional array of the mux outputs. The value on each output XBAR\_OUT[n] is determined by the setting of the corresponding memory mapped register SELn such that XBAR\_OUT[n] = XBAR\_IN[SELn].

### 15.2.2 XBAR\_IN[0:NUM\_IN-1] - MUX Inputs

This is a one-dimensional array consisting of the inputs shared by each mux. All muxes share the same inputs in the same order.

### 15.2.3 DMA\_REQ[n] - DMA Request Output(s)

DMA\_REQ[n] is a DMA request to the DMA controller.

### 15.2.4 DMA\_ACK[n] - DMA Acknowledge Input(s)

DMA\_ACK[n] is a DMA acknowledge input from the DMA controller.

### 15.2.5 INT\_REQ[n] - Interrupt Request Output(s)

INT\_REQ[n] is an interrupt request output to the interrupt controller.

## 15.3 Memory Map and Register Descriptions

This section provides information about the XBARA instance of the inter-peripheral crossbar switch. Refer to [XBARB register details](#) for information about that instance's registers.

The XBAR module has select registers and control registers.

In the XBAR select registers, the SELn fields select which of the shared inputs (XBAR\_IN[\*]) is muxed to each mux output (XBAR\_OUT[\*]). There is one SELn field per mux and therefore one per XBAR\_OUT output. Crossbar output XBAR\_OUT[n] presents the value of XBAR\_IN[SELn]. Each select register contains two SELn fields. In the first select register, the LSBs contain the select field for mux 0, and the MSBs contain the select field for mux 1. The pattern repeats in subsequent select registers.

The actual signals connected to XBAR\_IN and XBAR\_OUT are application specific and are described in the Chip Configuration details.

The XBAR control registers configure edge detection, interrupt, and DMA features for a subset of the XBAR\_OUT[\*] outputs.

**XBARA memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E340	Crossbar A Select Register 0 (XBARA_SEL0)	16	R/W	0000h	<a href="#">15.3.1/279</a>
E341	Crossbar A Select Register 1 (XBARA_SEL1)	16	R/W	0000h	<a href="#">15.3.2/280</a>
E342	Crossbar A Select Register 2 (XBARA_SEL2)	16	R/W	0000h	<a href="#">15.3.3/280</a>
E343	Crossbar A Select Register 3 (XBARA_SEL3)	16	R/W	0000h	<a href="#">15.3.4/281</a>
E344	Crossbar A Select Register 4 (XBARA_SEL4)	16	R/W	0000h	<a href="#">15.3.5/281</a>
E345	Crossbar A Select Register 5 (XBARA_SEL5)	16	R/W	0000h	<a href="#">15.3.6/282</a>
E346	Crossbar A Select Register 6 (XBARA_SEL6)	16	R/W	0000h	<a href="#">15.3.7/282</a>
E347	Crossbar A Select Register 7 (XBARA_SEL7)	16	R/W	0000h	<a href="#">15.3.8/283</a>
E348	Crossbar A Select Register 8 (XBARA_SEL8)	16	R/W	0000h	<a href="#">15.3.9/283</a>
E349	Crossbar A Select Register 9 (XBARA_SEL9)	16	R/W	0000h	<a href="#">15.3.10/284</a>

*Table continues on the next page...*

### XBARA memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E34A	Crossbar A Select Register 10 (XBARA_SEL10)	16	R/W	0000h	<a href="#">15.3.11/284</a>
E34B	Crossbar A Select Register 11 (XBARA_SEL11)	16	R/W	0000h	<a href="#">15.3.12/285</a>
E34C	Crossbar A Select Register 12 (XBARA_SEL12)	16	R/W	0000h	<a href="#">15.3.13/285</a>
E34D	Crossbar A Select Register 13 (XBARA_SEL13)	16	R/W	0000h	<a href="#">15.3.14/286</a>
E34E	Crossbar A Select Register 14 (XBARA_SEL14)	16	R/W	0000h	<a href="#">15.3.15/286</a>
E34F	Crossbar A Select Register 15 (XBARA_SEL15)	16	R/W	0000h	<a href="#">15.3.16/287</a>
E350	Crossbar A Select Register 16 (XBARA_SEL16)	16	R/W	0000h	<a href="#">15.3.17/287</a>
E351	Crossbar A Select Register 17 (XBARA_SEL17)	16	R/W	0000h	<a href="#">15.3.18/288</a>
E352	Crossbar A Select Register 18 (XBARA_SEL18)	16	R/W	0000h	<a href="#">15.3.19/288</a>
E353	Crossbar A Select Register 19 (XBARA_SEL19)	16	R/W	0000h	<a href="#">15.3.20/289</a>
E354	Crossbar A Select Register 20 (XBARA_SEL20)	16	R/W	0000h	<a href="#">15.3.21/289</a>
E355	Crossbar A Control Register 0 (XBARA_CTRL0)	16	R/W	0000h	<a href="#">15.3.22/290</a>
E356	Crossbar A Control Register 1 (XBARA_CTRL1)	16	R/W	0000h	<a href="#">15.3.23/292</a>

#### 15.3.1 Crossbar A Select Register 0 (XBARA\_SEL0)

Address: E340h base + 0h offset = E340h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL1					0			SEL0				
Write	0			SEL1					0			SEL0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARA\_SEL0 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL1	Input (XBARA_INn) to be muxed to XBARA_OUT1 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL0	Input (XBARA_INn) to be muxed to XBARA_OUT0 (refer to Functional Description section for input/output assignment)

### 15.3.2 Crossbar A Select Register 1 (XBARA\_SEL1)

Address: E340h base + 1h offset = E341h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL3					0			SEL2				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARA\_SEL1 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL3	Input (XBARA_INn) to be muxed to XBARA_OUT3 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL2	Input (XBARA_INn) to be muxed to XBARA_OUT2 (refer to Functional Description section for input/output assignment)

### 15.3.3 Crossbar A Select Register 2 (XBARA\_SEL2)

Address: E340h base + 2h offset = E342h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL5					0			SEL4				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARA\_SEL2 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL5	Input (XBARA_INn) to be muxed to XBARA_OUT5 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL4	Input (XBARA_INn) to be muxed to XBARA_OUT4 (refer to Functional Description section for input/output assignment)

### 15.3.4 Crossbar A Select Register 3 (XBARA\_SEL3)

Address: E340h base + 3h offset = E343h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL7					0			SEL6				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARA\_SEL3 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL7	Input (XBARA_INn) to be muxed to XBARA_OUT7 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL6	Input (XBARA_INn) to be muxed to XBARA_OUT6 (refer to Functional Description section for input/output assignment)

### 15.3.5 Crossbar A Select Register 4 (XBARA\_SEL4)

Address: E340h base + 4h offset = E344h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL9					0			SEL8				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARA\_SEL4 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL9	Input (XBARA_INn) to be muxed to XBARA_OUT9 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL8	Input (XBARA_INn) to be muxed to XBARA_OUT8 (refer to Functional Description section for input/output assignment)

### 15.3.6 Crossbar A Select Register 5 (XBARA\_SEL5)

Address: E340h base + 5h offset = E345h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL11					0			SEL10				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARA\_SEL5 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL11	Input (XBARA_INn) to be muxed to XBARA_OUT11 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL10	Input (XBARA_INn) to be muxed to XBARA_OUT10 (refer to Functional Description section for input/output assignment)

### 15.3.7 Crossbar A Select Register 6 (XBARA\_SEL6)

Address: E340h base + 6h offset = E346h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL13					0			SEL12				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARA\_SEL6 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL13	Input (XBARA_INn) to be muxed to XBARA_OUT13 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL12	Input (XBARA_INn) to be muxed to XBARA_OUT12 (refer to Functional Description section for input/output assignment)

### 15.3.8 Crossbar A Select Register 7 (XBARA\_SEL7)

Address: E340h base + 7h offset = E347h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL15					0			SEL14				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARA\_SEL7 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL15	Input (XBARA_INn) to be muxed to XBARA_OUT15 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL14	Input (XBARA_INn) to be muxed to XBARA_OUT14 (refer to Functional Description section for input/output assignment)

### 15.3.9 Crossbar A Select Register 8 (XBARA\_SEL8)

Address: E340h base + 8h offset = E348h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL17					0			SEL16				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARA\_SEL8 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL17	Input (XBARA_INn) to be muxed to XBARA_OUT17 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL16	Input (XBARA_INn) to be muxed to XBARA_OUT16 (refer to Functional Description section for input/output assignment)

### 15.3.10 Crossbar A Select Register 9 (XBARA\_SEL9)

Address: E340h base + 9h offset = E349h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL19					0			SEL18				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARA\_SEL9 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL19	Input (XBARA_INn) to be muxed to XBARA_OUT19 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL18	Input (XBARA_INn) to be muxed to XBARA_OUT18 (refer to Functional Description section for input/output assignment)

### 15.3.11 Crossbar A Select Register 10 (XBARA\_SEL10)

Address: E340h base + Ah offset = E34Ah

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL21					0			SEL20				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARA\_SEL10 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL21	Input (XBARA_INn) to be muxed to XBARA_OUT21 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL20	Input (XBARA_INn) to be muxed to XBARA_OUT20 (refer to Functional Description section for input/output assignment)



### 15.3.12 Crossbar A Select Register 11 (XBARA\_SEL11)

Address: E340h base + Bh offset = E34Bh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL23					0			SEL22				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARA\_SEL11 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL23	Input (XBARA_INn) to be muxed to XBARA_OUT23 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL22	Input (XBARA_INn) to be muxed to XBARA_OUT22 (refer to Functional Description section for input/output assignment)

### 15.3.13 Crossbar A Select Register 12 (XBARA\_SEL12)

Address: E340h base + Ch offset = E34Ch

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL25					0			SEL24				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARA\_SEL12 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL25	Input (XBARA_INn) to be muxed to XBARA_OUT25 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL24	Input (XBARA_INn) to be muxed to XBARA_OUT24 (refer to Functional Description section for input/output assignment)

### 15.3.14 Crossbar A Select Register 13 (XBARA\_SEL13)

Address: E340h base + Dh offset = E34Dh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL27					0			SEL26				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARA\_SEL13 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL27	Input (XBARA_INn) to be muxed to XBARA_OUT27 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL26	Input (XBARA_INn) to be muxed to XBARA_OUT26 (refer to Functional Description section for input/output assignment)

### 15.3.15 Crossbar A Select Register 14 (XBARA\_SEL14)

Address: E340h base + Eh offset = E34Eh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL29					0			SEL28				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARA\_SEL14 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL29	Input (XBARA_INn) to be muxed to XBARA_OUT29 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL28	Input (XBARA_INn) to be muxed to XBARA_OUT28 (refer to Functional Description section for input/output assignment)

### 15.3.16 Crossbar A Select Register 15 (XBARA\_SEL15)

Address: E340h base + Fh offset = E34Fh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL31					0			SEL30				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARA\_SEL15 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL31	Input (XBARA_INn) to be muxed to XBARA_OUT31 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL30	Input (XBARA_INn) to be muxed to XBARA_OUT30 (refer to Functional Description section for input/output assignment)

### 15.3.17 Crossbar A Select Register 16 (XBARA\_SEL16)

Address: E340h base + 10h offset = E350h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL33					0			SEL32				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARA\_SEL16 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL33	Input (XBARA_INn) to be muxed to XBARA_OUT33 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL32	Input (XBARA_INn) to be muxed to XBARA_OUT32 (refer to Functional Description section for input/output assignment)

### 15.3.18 Crossbar A Select Register 17 (XBARA\_SEL17)

Address: E340h base + 11h offset = E351h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL35					0			SEL34				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARA\_SEL17 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL35	Input (XBARA_INn) to be muxed to XBARA_OUT35 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL34	Input (XBARA_INn) to be muxed to XBARA_OUT34 (refer to Functional Description section for input/output assignment)

### 15.3.19 Crossbar A Select Register 18 (XBARA\_SEL18)

Address: E340h base + 12h offset = E352h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL37					0			SEL36				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARA\_SEL18 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL37	Input (XBARA_INn) to be muxed to XBARA_OUT37 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL36	Input (XBARA_INn) to be muxed to XBARA_OUT36 (refer to Functional Description section for input/output assignment)

### 15.3.20 Crossbar A Select Register 19 (XBARA\_SEL19)

Address: E340h base + 13h offset = E353h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL39					0			SEL38				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARA\_SEL19 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL39	Input (XBARA_INn) to be muxed to XBARA_OUT39 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL38	Input (XBARA_INn) to be muxed to XBARA_OUT38 (refer to Functional Description section for input/output assignment)

### 15.3.21 Crossbar A Select Register 20 (XBARA\_SEL20)

Address: E340h base + 14h offset = E354h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0		0						0			SEL40				
Write	0		0						0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARA\_SEL20 field descriptions

Field	Description
15–14 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
13–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL40	Input (XBARA_INn) to be muxed to XBARA_OUT40 (refer to Functional Description section for input/output assignment)

### 15.3.22 Crossbar A Control Register 0 (XBARA\_CTRL0)

Use this register to configure edge detection, interrupt, and DMA features for the XBAR\_OUT0 and XBAR\_OUT1 outputs.

The XBAR\_CTRL registers are organized similarly to the XBAR\_SEL registers, with control fields for two XBAR\_OUT outputs in each register. In control register 0, the LSBs contain the control fields for XBAR\_OUT0, and the MSBs contain the control fields for XBAR\_OUT1.

Address: E340h base + 15h offset = E355h

Bit	15	14	13	12	11	10	9	8
Read	0			STS1	EDGE1		IEN1	DEN1
Write				w1c				
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	0			STS0	EDGE0		IEN0	DEN0
Write				w1c				
Reset	0	0	0	0	0	0	0	0

**XBARA\_CTRL0 field descriptions**

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12 STS1	Edge detection status for XBAR_OUT1  This bit reflects the results of edge detection for XBAR_OUT1.  This field is set to 1 when an edge consistent with the current setting of EDGE1 is detected on XBAR_OUT1. This field is cleared by writing 1 to it or by a DMA_ACK1 reception when DEN1 is set. Writing 0 to the field has no effect.  When interrupt or DMA functionality is enabled for XBAR_OUT1, this field is 1 when the interrupt or DMA request is asserted and 0 when the interrupt or DMA request has been cleared.  0 Active edge not yet detected on XBAR_OUT1 1 Active edge detected on XBAR_OUT1
11–10 EDGE1	Active edge for edge detection on XBAR_OUT1  This field selects which edges on XBAR_OUT1 cause STS1 to assert.  00 STS1 never asserts 01 STS1 asserts on rising edges of XBAR_OUT1 10 STS1 asserts on falling edges of XBAR_OUT1 11 STS1 asserts on rising and falling edges of XBAR_OUT1
9 IEN1	Interrupt Enable for XBAR_OUT1

Table continues on the next page...

**XBARA\_CTRL0 field descriptions (continued)**

Field	Description
	<p>This bit enables the interrupt function on the corresponding XBAR_OUT1 output. When the interrupt is enabled, the output INT_REQ1 reflects the value STS1. When the interrupt is disabled, INT_REQ1 remains low. The interrupt request is cleared by writing a 1 to STS1.</p> <p><b>Restriction:</b> IEN1 and DEN1 should not both be set to 1.</p> <p>0 Interrupt disabled 1 Interrupt enabled</p>
8 DEN1	<p>DMA Enable for XBAR_OUT1</p> <p>This bit enables the DMA function on the corresponding XBAR_OUT1 output. When enabled, DMA_REQ1 presents the value STS1. When disabled, the DMA_REQ1 output remains low.</p> <p><b>Restriction:</b> IEN1 and DEN1 should not both be set to 1.</p> <p>0 DMA disabled 1 DMA enabled</p>
7–5 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
4 STS0	<p>Edge detection status for XBAR_OUT0</p> <p>This bit reflects the results of edge detection for XBAR_OUT0.</p> <p>This field is set to 1 when an edge consistent with the current setting of EDGE0 is detected on XBAR_OUT0. This field is cleared by writing 1 to it or by a DMA_ACK0 reception when DEN0 is set. Writing 0 to the field has no effect.</p> <p>When interrupt or DMA functionality is enabled for XBAR_OUT0, this field is 1 when the interrupt or DMA request is asserted and 0 when the interrupt or DMA request has been cleared.</p> <p>0 Active edge not yet detected on XBAR_OUT0 1 Active edge detected on XBAR_OUT0</p>
3–2 EDGE0	<p>Active edge for edge detection on XBAR_OUT0</p> <p>This field selects which edges on XBAR_OUT0 cause STS0 to assert.</p> <p>00 STS0 never asserts 01 STS0 asserts on rising edges of XBAR_OUT0 10 STS0 asserts on falling edges of XBAR_OUT0 11 STS0 asserts on rising and falling edges of XBAR_OUT0</p>
1 IEN0	<p>Interrupt Enable for XBAR_OUT0</p> <p>This bit enables the interrupt function on the corresponding XBAR_OUT0 output. When the interrupt is enabled, the output INT_REQ0 reflects the value STS0. When the interrupt is disabled, INT_REQ0 remains low. The interrupt request is cleared by writing a 1 to STS0.</p> <p><b>Restriction:</b> IEN0 and DEN0 should not both be set to 1.</p> <p>0 Interrupt disabled 1 Interrupt enabled</p>
0 DENO	<p>DMA Enable for XBAR_OUT0</p> <p>This bit enables the DMA function on the corresponding XBAR_OUT0 output. When enabled, DMA_REQ0 presents the value STS0. When disabled, the DMA_REQ0 output remains low.</p>

*Table continues on the next page...*

### XBARA\_CTRL0 field descriptions (continued)

Field	Description
	<b>Restriction:</b> IEN0 and DEN0 should not both be set to 1.
0	DMA disabled
1	DMA enabled

### 15.3.23 Crossbar A Control Register 1 (XBARA\_CTRL1)

Use this register to configure edge detection, interrupt, and DMA features for the XBAR\_OUT2 and XBAR\_OUT3 outputs.

The XBAR\_CTRL registers are organized similarly to the XBAR\_SEL registers, with control fields for two XBAR\_OUT outputs in each register. In control register 1, the LSBs contain the control fields for XBAR\_OUT2, and the MSBs contain the control fields for XBAR\_OUT3.

Address: E340h base + 16h offset = E356h

	Bit	15	14	13	12		11	10	9	8
Read		0			STS3		EDGE3		IEN3	DEN3
Write		w1c			w1c					
Reset		0	0	0	0		0	0	0	0
	Bit	7	6	5	4		3	2	1	0
Read		0			STS2		EDGE2		IEN2	DEN2
Write		w1c			w1c					
Reset		0	0	0	0		0	0	0	0

### XBARA\_CTRL1 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12 STS3	<p>Edge detection status for XBAR_OUT3</p> <p>This bit reflects the results of edge detection for XBAR_OUT3.</p> <p>This field is set to 1 when an edge consistent with the current setting of EDGE3 is detected on XBAR_OUT3. This field is cleared by writing 1 to it or by a DMA_ACK3 reception when DEN3 is set. Writing 0 to the field has no effect.</p> <p>When interrupt or DMA functionality is enabled for XBAR_OUT3, this field is 1 when the interrupt or DMA request is asserted and 0 when the interrupt or DMA request has been cleared.</p> <p>0 Active edge not yet detected on XBAR_OUT3 1 Active edge detected on XBAR_OUT3</p>

*Table continues on the next page...*



**XBARA\_CTRL1 field descriptions (continued)**

Field	Description
11–10 EDGE3	<p>Active edge for edge detection on XBAR_OUT3</p> <p>This field selects which edges on XBAR_OUT3 cause STS3 to assert.</p> <p>00 STS3 never asserts            01 STS3 asserts on rising edges of XBAR_OUT3            10 STS3 asserts on falling edges of XBAR_OUT3            11 STS3 asserts on rising and falling edges of XBAR_OUT3</p>
9 IEN3	<p>Interrupt Enable for XBAR_OUT3</p> <p>This bit enables the interrupt function on the corresponding XBAR_OUT3 output. When the interrupt is enabled, the output INT_REQ3 reflects the value STS3. When the interrupt is disabled, INT_REQ3 remains low. The interrupt request is cleared by writing a 1 to STS3.</p> <p><b>Restriction:</b> IEN3 and DEN3 should not both be set to 1.</p> <p>0 Interrupt disabled            1 Interrupt enabled</p>
8 DEN3	<p>DMA Enable for XBAR_OUT3</p> <p>This bit enables the DMA function on the corresponding XBAR_OUT3 output. When enabled, DMA_REQ3 presents the value STS3. When disabled, the DMA_REQ3 output remains low.</p> <p><b>Restriction:</b> IEN3 and DEN3 should not both be set to 1.</p> <p>0 DMA disabled            1 DMA enabled</p>
7–5 Reserved	<p>This field is reserved.            This read-only field is reserved and always has the value 0.</p>
4 STS2	<p>Edge detection status for XBAR_OUT2</p> <p>This bit reflects the results of edge detection for XBAR_OUT2.</p> <p>This field is set to 1 when an edge consistent with the current setting of EDGE2 is detected on XBAR_OUT2. This field is cleared by writing 1 to it or by a DMA_ACK2 reception when DEN2 is set. Writing 0 to the field has no effect.</p> <p>When interrupt or DMA functionality is enabled for XBAR_OUT2, this field is 1 when the interrupt or DMA request is asserted and 0 when the interrupt or DMA request has been cleared.</p> <p>0 Active edge not yet detected on XBAR_OUT2            1 Active edge detected on XBAR_OUT2</p>
3–2 EDGE2	<p>Active edge for edge detection on XBAR_OUT2</p> <p>This field selects which edges on XBAR_OUT2 cause STS2 to assert.</p> <p>00 STS2 never asserts            01 STS2 asserts on rising edges of XBAR_OUT2            10 STS2 asserts on falling edges of XBAR_OUT2            11 STS2 asserts on rising and falling edges of XBAR_OUT2</p>
1 IEN2	<p>Interrupt Enable for XBAR_OUT2</p>

*Table continues on the next page...*

### XBARA\_CTRL1 field descriptions (continued)

Field	Description
	<p>This bit enables the interrupt function on the corresponding XBAR_OUT2 output. When the interrupt is enabled, the output INT_REQ2 reflects the value STS2. When the interrupt is disabled, INT_REQ2 remains low. The interrupt request is cleared by writing a 1 to STS2.</p> <p><b>Restriction:</b> IEN2 and DEN2 should not both be set to 1.</p> <p>0 Interrupt disabled 1 Interrupt enabled</p>
0 DEN2	<p>DMA Enable for XBAR_OUT2</p> <p>This bit enables the DMA function on the corresponding XBAR_OUT2 output. When enabled, DMA_REQ2 presents the value STS2. When disabled, the DMA_REQ2 output remains low.</p> <p><b>Restriction:</b> IEN2 and DEN2 should not both be set to 1.</p> <p>0 DMA disabled 1 DMA enabled</p>

## 15.4 Functional Description

### 15.4.1 General

The XBAR module has only one mode of operation, functional mode.

### 15.4.2 Functional Mode

The value of each mux output is  $XBAR\_OUT[n] = XBAR\_IN[SELn]$ . The SELn select values are configured in the XBAR\_SEL registers. All muxes share the same inputs in the same order.

A subset of XBAR\_OUT[\*] outputs has dedicated control fields in a Crossbar Control (XBAR\_CTRL) register. Control fields provide the ability to perform edge detection on the corresponding XBAR\_OUT output. Edge detection in turn can optionally be used to trigger an interrupt or DMA request. The intention is that, by detecting specified edges on signals propagating through the Crossbar, interrupts or DMA requests can be triggered to perform data transfers to or from other system components.

Control fields include an edge status field (STS), an detected edge type field (EDGE), and interrupt and DMA enable fields (DEN and IEN). STSn is set to 1 when an edge consistent with EDGEn occurs on XBAR\_OUT[n]. STSn is cleared by writing 1 to it. Writing 0 as no effect. See [Interrupts and DMA Requests](#) for details on the use of STSn for DMA and interrupt request generation.

## 15.5 Resets

The XBAR module can be reset by only a hard reset, which forces all registers to their reset state.

## 15.6 Clocks

All sequential functionality is controlled by the Bus Clock.

## 15.7 Interrupts and DMA Requests

For each XBAR\_OUT[\*] output with XBAR\_CTRL register support, DMA or interrupt functionality can be enabled by setting the corresponding XBAR\_CTRL register bit DEN<sub>n</sub> or IEN<sub>n</sub> to 1. DEN<sub>n</sub> and IEN<sub>n</sub> should not be set to 1 at the same time for the same output XBAR\_OUT[n].

Setting DEN<sub>n</sub> to 1 enables DMA functionality for XBAR\_OUT[n]. When DMA functionality is enabled, the output DMA\_REQ[n] reflects the value of STS<sub>n</sub>. Thus the DMA request asserts when the edge specified by EDGEN is detected on XBAR\_OUT[n]. Also, a rising edge on DMA\_ACK[n] sets STS<sub>n</sub> to zero and thus clears the DMA request. When DEN is 0, DMA\_REQ[n] is held low and DMA\_ACK[n] is ignored.

Setting IEN<sub>n</sub> to 1 enables interrupt functionality for XBAR\_OUT[n]. When interrupt functionality is enabled, the output INT\_REQ[n] reflects the value of STS<sub>n</sub>. Thus the interrupt request asserts when the edge specified by EDGEDEN<sub>n</sub> is detected on XBAR\_OUT[n]. The interrupt request is cleared by writing a 1 to STS<sub>n</sub>. When IEN<sub>n</sub> is 0, INT\_REQ[n] is held low.

DEN<sub>n</sub> and IEN<sub>n</sub> should not be set to 1 at the same time for the same output XBAR\_OUT[n].



# Chapter 16

## Inter-Peripheral Crossbar Switch B (XBARB): AOI Input

### 16.1 Introduction

For a description of the general features and functionality of this module, refer to the [XBARA description](#).

### 16.2 Memory Map and Register Descriptions

This section provides information about the XBARB instance of the inter-peripheral crossbar switch. Refer to the [XBARA register details](#) for information about that instance of the module.

This XBAR module has only select registers.

In the XBAR select registers, the SEL<sub>n</sub> fields select which of the shared inputs (XBAR\_IN[\*]) is muxed to each mux output (XBAR\_OUT[\*]). There is one SEL<sub>n</sub> field per mux and therefore one per XBAR\_OUT output. Crossbar output XBAR\_OUT[n] presents the value of XBAR\_IN[SEL<sub>n</sub>]. Each select register contains two SEL<sub>n</sub> fields. In the first select register, the LSBs contain the select field for mux 0, and the MSBs contain the select field for mux 1. The pattern repeats in subsequent select registers.

The actual signals connected to XBAR\_IN and XBAR\_OUT are application specific and are described in the Chip Configuration details.

### XBARB memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E360	Crossbar B Select Register 0 (XBARB_SEL0)	16	R/W	0000h	<a href="#">16.2.1/298</a>
E361	Crossbar B Select Register 1 (XBARB_SEL1)	16	R/W	0000h	<a href="#">16.2.2/298</a>
E362	Crossbar B Select Register 2 (XBARB_SEL2)	16	R/W	0000h	<a href="#">16.2.3/299</a>
E363	Crossbar B Select Register 3 (XBARB_SEL3)	16	R/W	0000h	<a href="#">16.2.4/299</a>
E364	Crossbar B Select Register 4 (XBARB_SEL4)	16	R/W	0000h	<a href="#">16.2.5/300</a>
E365	Crossbar B Select Register 5 (XBARB_SEL5)	16	R/W	0000h	<a href="#">16.2.6/300</a>
E366	Crossbar B Select Register 6 (XBARB_SEL6)	16	R/W	0000h	<a href="#">16.2.7/301</a>
E367	Crossbar B Select Register 7 (XBARB_SEL7)	16	R/W	0000h	<a href="#">16.2.8/301</a>

#### 16.2.1 Crossbar B Select Register 0 (XBARB\_SEL0)

Address: E360h base + 0h offset = E360h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL1					0			SEL0				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARB\_SEL0 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL1	Input (XBARB_INn) to be muxed to XBARB_OUT1 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL0	Input (XBARB_INn) to be muxed to XBARB_OUT0 (refer to Functional Description section for input/output assignment)

#### 16.2.2 Crossbar B Select Register 1 (XBARB\_SEL1)

Address: E360h base + 1h offset = E361h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL3					0			SEL2				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### XBARB\_SEL1 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL3	Input (XBARB_INn) to be muxed to XBARB_OUT3 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL2	Input (XBARB_INn) to be muxed to XBARB_OUT2 (refer to Functional Description section for input/output assignment)

### 16.2.3 Crossbar B Select Register 2 (XBARB\_SEL2)

Address: E360h base + 2h offset = E362h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL5					0			SEL4				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### XBARB\_SEL2 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL5	Input (XBARB_INn) to be muxed to XBARB_OUT5 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL4	Input (XBARB_INn) to be muxed to XBARB_OUT4 (refer to Functional Description section for input/output assignment)

### 16.2.4 Crossbar B Select Register 3 (XBARB\_SEL3)

Address: E360h base + 3h offset = E363h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL7					0			SEL6				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### XBARB\_SEL3 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

Table continues on the next page...

### XBARB\_SEL3 field descriptions (continued)

Field	Description
12–8 SEL7	Input (XBARB_INn) to be muxed to XBARB_OUT7 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL6	Input (XBARB_INn) to be muxed to XBARB_OUT6 (refer to Functional Description section for input/output assignment)

## 16.2.5 Crossbar B Select Register 4 (XBARB\_SEL4)

Address: E360h base + 4h offset = E364h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL9					0	SEL8						
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### XBARB\_SEL4 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL9	Input (XBARB_INn) to be muxed to XBARB_OUT9 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL8	Input (XBARB_INn) to be muxed to XBARB_OUT8 (refer to Functional Description section for input/output assignment)

## 16.2.6 Crossbar B Select Register 5 (XBARB\_SEL5)

Address: E360h base + 5h offset = E365h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL11					0	SEL10						
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### XBARB\_SEL5 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL11	Input (XBARB_INn) to be muxed to XBARB_OUT11 (refer to Functional Description section for input/output assignment)

*Table continues on the next page...*



### XBARB\_SEL5 field descriptions (continued)

Field	Description
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL10	Input (XBARB_INn) to be muxed to XBARB_OUT10 (refer to Functional Description section for input/output assignment)

### 16.2.7 Crossbar B Select Register 6 (XBARB\_SEL6)

Address: E360h base + 6h offset = E366h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL13					0			SEL12				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARB\_SEL6 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL13	Input (XBARB_INn) to be muxed to XBARB_OUT13 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4–0 SEL12	Input (XBARB_INn) to be muxed to XBARB_OUT12 (refer to Functional Description section for input/output assignment)

### 16.2.8 Crossbar B Select Register 7 (XBARB\_SEL7)

Address: E360h base + 7h offset = E367h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			SEL15					0			SEL14				
Write	0			0					0			0				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### XBARB\_SEL7 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–8 SEL15	Input (XBARB_INn) to be muxed to XBARB_OUT15 (refer to Functional Description section for input/output assignment)
7–5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

Table continues on the next page...

**XBARB\_SEL7 field descriptions (continued)**

Field	Description
4–0 SEL14	Input (XBARB_INn) to be muxed to XBARB_OUT14 (refer to Functional Description section for input/output assignment)

# Chapter 17

## Crossbar AND/OR/INVERT (AOI) Module

### 17.1 Introduction

The AND/OR/INVERT module (known simply as the AOI module) supports the generation of a configurable number of EVENT signals. Each output EVENT<sub>n</sub> is a configurable and/or/invert function of four associated AOI inputs: A<sub>n</sub>, B<sub>n</sub>, C<sub>n</sub>, and D<sub>n</sub>.

This module is designed to be integrated in conjunction with one or more inter-peripheral crossbar switch (XBAR\_DSC) modules. A crossbar switch is typically used to select the 4\*n AOI inputs from among available peripheral outputs and GPIO signals. The n EVENT<sub>n</sub> outputs from the AOI module are typically used as additional inputs to a second crossbar switch, adding to it the ability to connect to its outputs an arbitrary 4-input boolean function of its other inputs.

The AOI controller is a slave peripheral module connecting event input indicators from a variety of device modules and generating event output signals that can be routed to an inter-peripheral crossbar switch or other peripherals. Its programming model is accessed through the standard IPS (Sky Blue) slave interface. The module is designed to be very configurable in terms of the functionality of its integrated AOI functions.

#### 17.1.1 Overview

The AOI module supports a configurable number of event outputs, where each event output represents a user-programmed combinational boolean function based on four event inputs. The key features of this module include:

- Four dedicated inputs for each event output
- User-programmable combinational boolean function evaluation for each event output
- Memory-mapped device connected to a slave peripheral (IPS) bus
- Configurable number of event outputs

### NOTE

The connections from the AOI module outputs to other functions is SoC-specific.




Figure 17-1. Simplified AOI Block Diagram

## 17.1.2 Features

The major features of the AOI module are summarized below:

- Highly programmable module for creating combinational boolean events for use as hardware triggers
  - Each channel has four event inputs and one output
  - Evaluates a combinational boolean expression as the sum of four products where each product term includes all four selected input sources available as true or complement values
  - Event output is formed as purely combinational logic and operates as a hardware trigger
- Memory-mapped device connected to the slave peripheral (IPS) bus
  - Programming model organized per channel for simplified software

## 17.1.3 Modes of Operation

The AOI module does not support any special modes of operation. As shown in [Figure 17-1](#), its operation is primarily controlled by the selected event inputs and outputs. Additionally, as a memory-mapped device located on the slave peripheral bus, it responds based strictly on memory address for accesses to its programming model.

The AOI module resides in the slave peripheral *bus clock domain*.

## 17.2 External Signal Description

The AOI module does not directly support any external interfaces. There may be package input signals (indirectly) connected to the module as event inputs, but since the *AOI does not include any input synchronization hardware*, this function must be handled before the event input signals are routed into the module.

## 17.3 Memory Map and Register Descriptions

The AOI module supports access to its programming model via a 16-bit peripheral bus connection. The module is designed to support 16-bit accesses only. Functionality for accesses of other widths is undefined.

The AOI module supports a specific number of event outputs. Each output EVENT<sub>n</sub> outputs a four-term AOI function of four binary inputs: An, Bn, Cn, and Dn. A pair of 16-bit registers configures this four-term AOI function: The two registers BFCRT01<sub>n</sub> and BFCRT23<sub>n</sub> define the configuration for the evaluation of the Boolean function defining EVENT<sub>n</sub>, where *n* is the event output channel number. The BFCRT01<sub>n</sub> register defines the configuration of product terms 0 and 1, and the BFCRT23<sub>n</sub> register defines the configuration of product terms 2 and 3.

The AOI module provides a universal Boolean function generator using a four-term sum of products expression with each product term containing true or complement values of the four selected event inputs (An, Bn, Cn, Dn). Specifically, the EVENT<sub>n</sub> output is defined by the following "4 x 4" Boolean expression:

$$\begin{aligned}
 \text{EVENT}_n &= (0, \text{An}, \sim\text{An}, 1) \ \& \ (0, \text{Bn}, \sim\text{Bn}, 1) \ \& \ (0, \text{Cn}, \sim\text{Cn}, 1) \ \& \ (0, \text{Dn}, \sim\text{Dn}, 1) // \text{product term 0} \\
 &| \ (0, \text{An}, \sim\text{An}, 1) \ \& \ (0, \text{Bn}, \sim\text{Bn}, 1) \ \& \ (0, \text{Cn}, \sim\text{Cn}, 1) \ \& \ (0, \text{Dn}, \sim\text{Dn}, 1) // \text{product term 1} \\
 &| \ (0, \text{An}, \sim\text{An}, 1) \ \& \ (0, \text{Bn}, \sim\text{Bn}, 1) \ \& \ (0, \text{Cn}, \sim\text{Cn}, 1) \ \& \ (0, \text{Dn}, \sim\text{Dn}, 1) // \text{product term 2} \\
 &| \ (0, \text{An}, \sim\text{An}, 1) \ \& \ (0, \text{Bn}, \sim\text{Bn}, 1) \ \& \ (0, \text{Cn}, \sim\text{Cn}, 1) \ \& \ (0, \text{Dn}, \sim\text{Dn}, 1) // \text{product term 3}
 \end{aligned}$$

where each selected input of each product term can be configured to produce a logical 0 or 1 or pass the true or complement of the selected event input. Each product term uses 8 bits of configuration information, 2 bits for each of the four selected event inputs. The resulting logic provides a simple yet powerful Boolean function evaluation for defining an event output.

These AOI functions are combinational in nature and are intended to be sampled and used synchronously.

### AOI memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E380	Boolean Function Term 0 and 1 Configuration Register for EVENT <sub>n</sub> (AOI_BFCRT010)	16	R/W	0000h	<a href="#">17.3.1/307</a>
E381	Boolean Function Term 2 and 3 Configuration Register for EVENT <sub>n</sub> (AOI_BFCRT230)	16	R/W	0000h	<a href="#">17.3.2/308</a>
E382	Boolean Function Term 0 and 1 Configuration Register for EVENT <sub>n</sub> (AOI_BFCRT011)	16	R/W	0000h	<a href="#">17.3.1/307</a>
E383	Boolean Function Term 2 and 3 Configuration Register for EVENT <sub>n</sub> (AOI_BFCRT231)	16	R/W	0000h	<a href="#">17.3.2/308</a>
E384	Boolean Function Term 0 and 1 Configuration Register for EVENT <sub>n</sub> (AOI_BFCRT012)	16	R/W	0000h	<a href="#">17.3.1/307</a>
E385	Boolean Function Term 2 and 3 Configuration Register for EVENT <sub>n</sub> (AOI_BFCRT232)	16	R/W	0000h	<a href="#">17.3.2/308</a>
E386	Boolean Function Term 0 and 1 Configuration Register for EVENT <sub>n</sub> (AOI_BFCRT013)	16	R/W	0000h	<a href="#">17.3.1/307</a>
E387	Boolean Function Term 2 and 3 Configuration Register for EVENT <sub>n</sub> (AOI_BFCRT233)	16	R/W	0000h	<a href="#">17.3.2/308</a>

### 17.3.1 Boolean Function Term 0 and 1 Configuration Register for EVENT<sub>n</sub> (AOI\_BFCRT01<sub>n</sub>)

Address: E380h base + 0h offset + (2d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	PT0_AC		PT0_BC		PT0_CC		PT0_DC		PT1_AC		PT1_BC		PT1_CC		PT1_DC	
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### AOI\_BFCRT01<sub>n</sub> field descriptions

Field	Description
15–14 PT0_AC	Product term 0, A input configuration This 2-bit field defines the Boolean evaluation associated with the selected input A in product term 0. 00 Force the A input in this product term to a logical zero 01 Pass the A input in this product term 10 Complement the A input in this product term 11 Force the A input in this product term to a logical one
13–12 PT0_BC	Product term 0, B input configuration This 2-bit field defines the Boolean evaluation associated with the selected input B in product term 0. 00 Force the B input in this product term to a logical zero 01 Pass the B input in this product term 10 Complement the B input in this product term 11 Force the B input in this product term to a logical one
11–10 PT0_CC	Product term 0, C input configuration This 2-bit field defines the Boolean evaluation associated with the selected input C in product term 0. 00 Force the C input in this product term to a logical zero 01 Pass the C input in this product term 10 Complement the C input in this product term 11 Force the C input in this product term to a logical one
9–8 PT0_DC	Product term 0, D input configuration This 2-bit field defines the Boolean evaluation associated with the selected input D in product term 0. 00 Force the D input in this product term to a logical zero 01 Pass the D input in this product term 10 Complement the D input in this product term 11 Force the D input in this product term to a logical one
7–6 PT1_AC	Product term 1, A input configuration This 2-bit field defines the Boolean evaluation associated with the selected input A in product term 1. 00 Force the A input in this product term to a logical zero 01 Pass the A input in this product term

Table continues on the next page...

**AOI\_BFCRT01n field descriptions (continued)**

Field	Description
	10 Complement the A input in this product term 11 Force the A input in this product term to a logical one
5-4 PT1_BC	Product term 1, B input configuration  This 2-bit field defines the Boolean evaluation associated with the selected input B in product term 1.  00 Force the B input in this product term to a logical zero 01 Pass the B input in this product term 10 Complement the B input in this product term 11 Force the B input in this product term to a logical one
3-2 PT1_CC	Product term 1, C input configuration  This 2-bit field defines the Boolean evaluation associated with the selected input C in product term 1.  00 Force the C input in this product term to a logical zero 01 Pass the C input in this product term 10 Complement the C input in this product term 11 Force the C input in this product term to a logical one
1-0 PT1_DC	Product term 1, D input configuration  This 2-bit field defines the Boolean evaluation associated with the selected input D in product term 1.  00 Force the D input in this product term to a logical zero 01 Pass the D input in this product term 10 Complement the D input in this product term 11 Force the D input in this product term to a logical one

**17.3.2 Boolean Function Term 2 and 3 Configuration Register for EVENTn (AOI\_BFCRT23n)**

Address: E380h base + 1h offset + (2d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	PT2_AC		PT2_BC		PT2_CC		PT2_DC		PT3_AC		PT3_BC		PT3_CC		PT3_DC	
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**AOI\_BFCRT23n field descriptions**

Field	Description
15-14 PT2_AC	Product term 2, A input configuration  This 2-bit field defines the Boolean evaluation associated with the selected input A in product term 2.  00 Force the A input in this product term to a logical zero 01 Pass the A input in this product term 10 Complement the A input in this product term 11 Force the A input in this product term to a logical one

*Table continues on the next page...*



**AOI\_BFCRT23n field descriptions (continued)**

Field	Description
13–12 PT2_BC	Product term 2, B input configuration  This 2-bit field defines the Boolean evaluation associated with the selected input B in product term 2.  00 Force the B input in this product term to a logical zero 01 Pass the B input in this product term 10 Complement the B input in this product term 11 Force the B input in this product term to a logical one
11–10 PT2_CC	Product term 2, C input configuration  This 2-bit field defines the Boolean evaluation associated with the selected input C in product term 2.  00 Force the C input in this product term to a logical zero 01 Pass the C input in this product term 10 Complement the C input in this product term 11 Force the C input in this product term to a logical one
9–8 PT2_DC	Product term 2, D input configuration  This 2-bit field defines the Boolean evaluation associated with the selected input D in product term 2.  00 Force the D input in this product term to a logical zero 01 Pass the D input in this product term 10 Complement the D input in this product term 11 Force the D input in this product term to a logical one
7–6 PT3_AC	Product term 3, A input configuration  This 2-bit field defines the Boolean evaluation associated with the selected input A in product term 3.  00 Force the A input in this product term to a logical zero 01 Pass the A input in this product term 10 Complement the A input in this product term 11 Force the A input in this product term to a logical one
5–4 PT3_BC	Product term 3, B input configuration  This 2-bit field defines the Boolean evaluation associated with the selected input B in product term 3.  00 Force the B input in this product term to a logical zero 01 Pass the B input in this product term 10 Complement the B input in this product term 11 Force the B input in this product term to a logical one
3–2 PT3_CC	Product term 3, C input configuration  This 2-bit field defines the Boolean evaluation associated with the selected input C in product term 3.  00 Force the C input in this product term to a logical zero 01 Pass the C input in this product term 10 Complement the C input in this product term 11 Force the C input in this product term to a logical one
1–0 PT3_DC	Product term 3, D input configuration  This 2-bit field defines the Boolean evaluation associated with the selected input D in product term 3.

*Table continues on the next page...*

**AOI\_BFCRT23n field descriptions (continued)**

Field	Description
00	Force the D input in this product term to a logical zero
01	Pass the D input in this product term
10	Complement the D input in this product term
11	Force the D input in this product term to a logical one

## 17.4 Functional Description

The AOI is a highly programmable module for creating combinational boolean outputs for use as hardware triggers. Each AOI output channel, as shown in [Figure 17-1](#), has one logic function:

- Evaluation of a combinational boolean expression as a sum of four products where each product term includes all four selected input sources available as true or complement values

A typical application of the AOI\_DSC module is to be integrated with one or more inter-peripheral crossbar switch modules as illustrated in the following figure. The 20 external inputs are shared by two crossbar switch modules. The crossbar switch on the top is used to select the inputs to four 4-input AOI functions in the AOI\_DSC module. The outputs of these four AOI functions are output from the AOI\_DSC module and are added to the original 20 external inputs to provide a total of 24 inputs to the bottom crossbar switch. As a result, the bottom crossbar can not only direct any of the original 20 external inputs to any of its outputs, it can also now direct any one of four 4-input AOI functions of those external inputs to any of its outputs.




Figure 17-12. Integration Example of AOI with two Inter-Peripheral Crossbar Switches

### 17.4.1 Configuration Examples for the Boolean Function Evaluation

This section presents examples of the programming model configuration for simple boolean expressions.

The AOI module provides a universal boolean function generator using a four-term sum of products expression with each product term containing true or complement values of the four selected event inputs (A, B, C, D). Specifically, the event output is defined by the following “4 x 4” boolean expression:

$$\begin{aligned}
 \text{EVENTn} &= (0, \text{An}, \sim\text{An}, 1) \ \& \ (0, \text{Bn}, \sim\text{Bn}, 1) \ \& \ (0, \text{Cn}, \sim\text{Cn}, 1) \ \& \ (0, \text{Dn}, \sim\text{Dn}, 1) // \text{product term 0} \\
 &| \ (0, \text{An}, \sim\text{An}, 1) \ \& \ (0, \text{Bn}, \sim\text{Bn}, 1) \ \& \ (0, \text{Cn}, \sim\text{Cn}, 1) \ \& \ (0, \text{Dn}, \sim\text{Dn}, 1) // \text{product term 1}
 \end{aligned}$$

## Functional Description

$$\begin{aligned} & | (0, A_n, \sim A_n, 1) \& (0, B_n, \sim B_n, 1) \& (0, C_n, \sim C_n, 1) \& (0, D_n, \sim D_n, 1) // \text{product term 2} \\ & | (0, A_n, \sim A_n, 1) \& (0, B_n, \sim B_n, 1) \& (0, C_n, \sim C_n, 1) \& (0, D_n, \sim D_n, 1) // \text{product term 3} \end{aligned}$$

where each selected input term in each product term can be configured to produce a logical 0 or 1 or pass the true or complement of the selected event input. Each product term uses eight bits of configuration information, two bits for each of the four selected event inputs. The actual boolean expression implemented in each channel is:

$$\begin{aligned} \text{EVENTn} &= (PT0\_AC[0] \& A \mid PT0\_AC[1] \& \sim A) // \text{product term 0} \\ &\quad \& (PT0\_BC[0] \& B \mid PT0\_BC[1] \& \sim B) \\ &\quad \& (PT0\_CC[0] \& C \mid PT0\_CC[1] \& \sim C) \\ &\quad \& (PT0\_DC[0] \& D \mid PT0\_DC[1] \& \sim D) \\ & | (PT1\_AC[0] \& A \mid PT1\_AC[1] \& \sim A) // \text{product term 1} \\ &\quad \& (PT1\_BC[0] \& B \mid PT1\_BC[1] \& \sim B) \\ &\quad \& (PT1\_CC[0] \& C \mid PT1\_CC[1] \& \sim C) \\ &\quad \& (PT1\_DC[0] \& D \mid PT1\_DC[1] \& \sim D) \\ & | (PT2\_AC[0] \& A \mid PT2\_AC[1] \& \sim A) // \text{product term 2} \\ &\quad \& (PT2\_BC[0] \& B \mid PT2\_BC[1] \& \sim B) \\ &\quad \& (PT2\_CC[0] \& C \mid PT2\_CC[1] \& \sim C) \\ &\quad \& (PT2\_DC[0] \& D \mid PT2\_DC[1] \& \sim D) \\ & | (PT3\_AC[0] \& A \mid PT3\_AC[1] \& \sim A) // \text{product term 3} \\ &\quad \& (PT3\_BC[0] \& B \mid PT3\_BC[1] \& \sim B) \\ &\quad \& (PT3\_CC[0] \& C \mid PT3\_CC[1] \& \sim C) \\ &\quad \& (PT3\_DC[0] \& D \mid PT3\_DC[1] \& \sim D) \end{aligned}$$

where the bits of the combined  $\{\text{BFECRT01n}, \text{BFCRT23n}\}$  registers correspond to the  $PT\{0-3\}\_{\{A, B, C, D\}C[1:0]}$  terms in the equation.

Consider the settings of the combined 32-bit  $\{\text{BFECRT01n}, \text{BFCRT23n}\}$  registers for several simple boolean expressions as shown in [Table 17-12](#).

**Table 17-12. IEVENT\_BFECRn Values for Simple Boolean Expressions**

Event Output Expression	PT0	PT1	PT2	PT3	{BFECRT01, BFCRT23}
A & B	A & B	0	0	0	01011111_00000000_00000000_00000000
A & B & C	A & B & C	0	0	0	01010111_00000000_00000000_00000000
(A & B & C) + D	A & B & C	D	0	0	01010111_11111101_00000000_00000000
A + B + C + D	A	B	C	D	01111111_11011111_11110111_11111101
(A & ~B) + (~A & B)	A & ~B	~A & B	0	0	01101111_10011111_00000000_00000000

As can be seen in these examples, the resulting logic provides a simple yet powerful boolean function evaluation for defining an event output.

## 17.4.2 AOI Timing Between Inputs and Outputs

Each EVENTn output of the AOI module is a combination function of its four dedicated inputs An, Bn, Cn, and Dn. Propagation through the AOI and any associated inter-peripheral crossbar switch modules is intended to be single bus clock cycle.



# Chapter 18

## On-Chip Clock Synthesis (OCCS)

### 18.1 Introduction

#### 18.1.1 Overview

This module provides the 2X system clock frequency to the system integration module (SIM), which then generates the various derivative system and peripheral clocks for the chip.

The on-chip clock synthesis module allows product design using several user selectable clock sources including an 8 MHz/400 kHz internal relaxation oscillator, a 200 kHz internal RC oscillator, an external clock input, a 4-16 MHz external crystal oscillator, and a PLL to run up to a 100 MHz system bus frequency.

#### NOTE

The 8 MHz relaxation oscillator has a reduced power standby mode at which it operates at 400 kHz. For clarity, this device will be referred to as the 8 MHz relaxation oscillator throughout this document.

#### 18.1.2 Features

Other clock generation features include:

- PLL supporting any 8–50 MHz input clock source with programmable integer feedback divide (multiply factor) and maximum rated output of 400MHz.
- PLL divide by 2 act as a digital duty cycle corrector.
- Glitch free selection of input clock source.
- Glitch free selection of output clock to be any input clock source or PLL. Maximum output clock frequency (sys\_clk\_div2) is 200 MHz.
- Output clock postscaler with divide power of 2 divide factors from 1 to 256.
- All input clock sources available as OCCS outputs.

Additional OCCS module features are as follows:

- Ability to power down the 8MHz internal relaxation oscillator
- Ability to put the 8MHz internal relaxation oscillator into a reduced power 400 kHz standby mode
- Ability to power down external crystal oscillator
- Ability to power down the 200 kHz internal RC oscillator
- 8-bit postscaler provides operates on either PLL output or, in the case where the PLL is not in use, one of the oscillators or external clock source.
- Ability to power down the internal PLL
- Provides 2X master clock frequency and 2X High Speed Peripheral clock signals
- Optional automatic switch to backup clock on loss of clock reference
- PLL Lock or loss-of-lock detection
- Memory mapped registers for configuring the OCCS and internal clock sources

Key features of the crystal oscillator module are:

- Supports 4 MHz - 16 MHz crystals and resonators
- High gain option
- Voltage and frequency filtering to guarantee clock frequency and stability

## 18.2 Modes of Operation

Either an internal oscillator, crystal oscillator, or an external frequency source can be used to provide a reference clock (`sys_clk_2x`) to the SIM.

The 2X system clock source output from the OCCS has a maximum supported frequency of 200MHz and can be described by one of the following equations:

$$2X \text{ system frequency} = (\text{reference clock frequency}) / (\text{postscaler})$$

$$2X \text{ system frequency} = (\text{reference clock frequency} \times \text{PLL divide factor}) / (\text{postscaler})$$

$$2X \text{ system frequency} = (\text{reference clock frequency} \times \text{PLL divide factor}) / (2 * \text{postscaler})$$

where:

- postscaler = 1, 2, 4, 8, 16, 32, 64, 128 or 256
- PLL output divider PLL divide factor = integer from 1-128
- Reference clock frequency for use with PLL limited to 8-50MHz

The SIM is responsible for further dividing these frequencies by two, which will insure a 50% duty cycle in the system clocks.

The on-chip clock synthesis module has the following registers:

- PLL control register (CTRL)
- Divide-by register (DIVBY)



- OCCS Status Register (STAT)
- Test register (TESTR)
- Oscillator Control register (OSCTL1, OSCTL2)
- Clock Check Reference (CLKCHKR)
- Clock Check Target (CLKCHKT)
- Protect (PROT)

For more information on these registers please refer to [Memory Map and Register Descriptions](#).

### 18.2.1 Internal Clock Sources

The two internal relaxation oscillator are optimized for accuracy and programmability while providing several different frequency and power saving configurations to accommodate different operating conditions. The internal oscillators have trim controls whose initialization values are determined in the factory to compensate for variability with temperature and voltage and fabrication process. They are very fast in reaching a stable frequency.

The 8 MHz internal relaxation oscillator provides an 8 MHz clock at the center of its tuning range. It also supports a 400 kHz standby state and a powerdown state. Frequency can be adjusted up or down using a primary trim adjustment. This is used to shift the frequency vs. temperature curve up and down to center it on 8 MHz. The primary frequency trim is controlled by 10 bits. This oscillator also supports a 4-bit temperature trim factor which biases the slope of the frequency temperature curve. This is useful for reducing the maximum deviation from nominal frequency over temperature. During the reset sequence, this oscillator will be enabled by default. Application code can then switch to another clock source and power down this oscillator if desired.

The 200 kHz internal RC oscillator provides a 200 kHz clock at the center frequency of its tuning range. Frequency can be adjusted up or down using a 9 bit primary trim value. This is used to shift the frequency vs. temperature curve up or down to center it on 200 kHz. During the reset sequence, this oscillator will be disabled by default.


Both oscillator's are characterized in the factory and recommended trim values delivered in a reserved area in the parts flash memory and loaded into the OCCS trim registers by standard application software.

## 18.2.2 Loop Controlled Pierce Crystal Oscillator

The internal crystal oscillator circuit is designed to interface with an external crystal or resonator with a frequency in the range of 4–16 MHz. The oscillator supports two primary modes of operation; Loop Controlled Pierce mode (LCP) with a frequency range from 4-16MHz and Full Swing Pierce mode (FSP) with a frequency range from 4–16 MHz. It also supports an external clock bypass mode covered in the next section. When used to supply a source to the internal PLL, the crystal/resonator must be in the 8 MHz to 16 MHz range. Follow the crystal supplier’s recommendations when selecting a crystal, since crystal parameters determine the component values required to provide maximum stability and reliable start-up. The load capacitance values used in the oscillator circuit design should include all stray layout capacitances. The crystal and associated components should be mounted as close as possible to the EXTAL and XTAL pins to minimize output distortion and start-up stabilization time.

## 18.2.3 External Clock Source - Crystal Oscillator Bypass Option

In this mode, an external clock is applied using the external EXTAL pin function and propagated to the oscillator’s EXTAL input. The crystal oscillator is configured to propagate this input directly to the oscillator’s clock output and the crystal oscillator is selected in OCCS as the clock source. [Figure 18-1](#) illustrates how to connect an external clock circuit with an external clock source using EXTAL as the input. (In this mode the AC/DC parametrics ( $V_{ih}$ ,  $V_{il}$  ...) are determined by the crystal oscillator module.) This method of external clocking is not recommended due to the frequency limitation on EXTAL. Refer to the OSC\_LCP specifications for details.




**Figure 18-1. Connecting an External Clock Signal using XTAL**

## 18.2.4 External Clock Source - CLKIN

In this mode, an external clock is applied using the external CLKIN pin function. This is propagated into the OCCS and OCCS is configured to select CLKIN as the clock source. The recommended method of connecting an external clock is given in [Figure 18-2](#). On

this device, selected GPIO can be programmed to provide the external clock input CLKIN as one of its alternate pin functions. In this mode the AC/DC parametrics ( $V_{ih}$ ,  $V_{il}$  ...) are determined by the GPIO cell.



**Figure 18-2. Connecting an External Clock Signal using GPIO**

## 18.3 Pin Description

### 18.3.1 External Clock Reference

The 8MHz relaxation oscillator is enabled in its normal operating mode at 8MHz at reset. The customer has the option of switching to an external clock reference if desired. GPIOC0 can be programmed to function as the external clock input CLKIN.

### 18.3.2 Oscillator IO (XTAL, EXTAL)

After reset, the user has the option of switching to the external oscillator. The oscillator inputs can be used to connect an external crystal, ceramic resonator. The EXTAL input pin function is available on the same pad, GPIOC0, as the CLKIN external clock input. Design considerations for the external clock mode of operation are discussed in [Modes of Operation](#). The EXTAL input can optionally function as a frequency-limited external clock input. It is recommended, however, that the CLKIN pin function be used for external clocking because CLKIN does not carry these frequency limitations.

### 18.3.3 CLKO - Output Pins

This family of DSC has one or more CLKO (CLKOUT) pins. These pins can be programmed to externalize any of the internal clock signals. CLKO functionality exists in the System Integration Module (SIM). A number of OCCS clocks are available for use on a CLKO pin. The chip has two CLKO outputs, CLKO0 and CLKO1, so that two internal clocks can be compared to each other externally.

### CAUTION

There is no defined phase relationship between the signals present on CLK0 and their internal counterparts. CLK0 is therefore useful for observing internal frequencies, but cannot be used to sequence data onto or off of the chip.

## 18.4 Memory Map and Register Descriptions

The address of a register is the sum of a base address and an address offset. The base address is defined at the system level and the address offset is defined at the module level.

### OCCS memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E2B0	PLL Control Register (OCCS_CTRL)	16	R/W	0010h	<a href="#">18.4.1/320</a>
E2B1	PLL Divide-By Register (OCCS_DIVBY)	16	R/W	2031h	<a href="#">18.4.2/322</a>
E2B2	OCCS Status Register (OCCS_STAT)	16	R/W	0010h	<a href="#">18.4.3/324</a>
E2B4	Oscillator Control Register 1 (OCCS_OSCTL1)	16	R/W	0620h	<a href="#">18.4.4/326</a>
E2B5	Oscillator Control Register 2 (OCCS_OSCTL2)	16	R/W	C100h	<a href="#">18.4.5/327</a>
E2B6	External Clock Check Reference (OCCS_CLKCHKR)	16	R/W	0000h	<a href="#">18.4.6/329</a>
E2B7	External Clock Check Target (OCCS_CLKCHKT)	16	R	0000h	<a href="#">18.4.7/330</a>
E2B8	Protection Register (OCCS_PROT)	16	R/W	0000h	<a href="#">18.4.8/330</a>

### 18.4.1 PLL Control Register (OCCS\_CTRL)

Address: E2B0h base + 0h offset = E2B0h

Bit	15	14	13	12	11	10	9	8
Read	PLLIE1		PLLIE0		LOCIE	0		
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	LCKON	0		PLLPD	PRECS		0	ZSRC
Write								
Reset	0	0	0	1	0	0	0	0

### OCCS\_CTRL field descriptions

Field	Description
15–14 PLLIE1	<p>PLL Interrupt Enable 1</p> <p>An optional interrupt can be generated when the PLL lock status bit (LCK1) in the OCCS Status Register (STAT) changes.</p> <p>00 Disable interrupt. 01 Enable interrupt on any rising edge of LCK1. 10 Enable interrupt on falling edge of LCK1. 11 Enable interrupt on any edge change of LCK1.</p>
13–12 PLLIE0	<p>PLL Interrupt Enable 0</p> <p>An optional interrupt can be generated if the PLL lock status bit (LCK0) in the OCCS Status Register (STAT) changes.</p> <p>00 Disable interrupt. 01 Enable interrupt on any rising edge of LCK0. 10 Enable interrupt on falling edge of LCK0. 11 Enable interrupt on any edge change of LCK0.</p>
11 LOCIE	<p>Loss of Reference Clock Interrupt Enable</p> <p>The loss of reference clock circuit monitors the output of the on-chip oscillator circuit. In the event of loss of reference clock, an optional interrupt can be generated.</p> <p>An optional interrupt can be generated if the oscillator circuit output clock is lost.</p> <p>0 Interrupt disabled. 1 Interrupt enabled.</p>
10–8 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
7 LCKON	<p>Lock Detector On</p> <p>0 Lock detector disabled 1 Lock detector enabled</p>
6–5 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
4 PLLPD	<p>PLL Power Down</p> <p>The PLL can be turned off by setting the PLLPD bit. There is a delay of four IP bus clocks between changing the bit and signaling the PLL. When the PLL is powered down, the gear shifting logic automatically switches to ZSRC = 0 to prevent a loss of the reference clock to the core.</p> <p>0 PLL enabled 1 PLL powered down</p>
3–2 PRECS	<p>Prescaler Clock Select</p> <p>This bit selects between, on one hand, the external clock source or oscillator and, on the other hand, the internal relaxation oscillator.</p> <p><b>NOTE:</b> Before switching to a new clock source, you must enable the new source. The relaxation oscillators are configured entirely within the OCCS. The external reference, CLKIN or external oscillator, requires configuration of the GPIO and SIM to configure the related external pads for the appropriate function as well as configuration of the OCCS itself.</p>

*Table continues on the next page...*

### OCCS\_CTRL field descriptions (continued)

Field	Description
	00 8 MHz relaxation oscillator selected (reset value) 01 External reference selected 10 200 kHz relaxation oscillator selected 11 Reserved
1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
0 ZSRC	CLOCK Source  This field determines the sys_clk_x2 source to the SIM, which generates divided-down versions of this signal for use by memories and the IP Bus. If PLLPD is set, ZSRC is automatically set to 0 to prevent a loss of the reference clock to the core.  <b>NOTE:</b> Before switching to a new clock source, you must enable the new source. The PLL should be on, configured, and locked before switching to it. For extra assurance in cases where the PLL may be stressed, confirm that the PLL remains locked for a period of time before switching to it.  0 MSTR_OSC 1 PLL output divided by 2

### 18.4.2 PLL Divide-By Register (OCCS\_DIVBY)

Address: E2B0h base + 1h offset = E2B1h

Bit	15	14	13	12	11	10	9	8
Read	LORTP				COD			
Write								
Reset	0	0	1	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	0	PWM_DIV2	PLLDB					
Write								
Reset	0	0	1	1	0	0	0	1

### OCCS\_DIVBY field descriptions

Field	Description
15–12 LORTP	Loss of Reference Clock Trip Point  These bits control the amount of time required for the loss of reference clock interrupt to be generated. This failure detection time is $((LORTP + 1) \times 10) \times (\text{reference clock period}) / (\text{PLL Multiplier} / 2)$ . The PLL Multiplier is set by the PLLDB register. The recommendation is to keep the value of LORTP $\geq 0010b$
11–8 COD	Clock Output Divide or Postscaler  The PLL output clock can be divided down by a 4-bit postscaler. The input of the postscaler is a selectable clock source for the DSP core as determined by the ZSRC[1:0] bits in the control register.  The output of the postscaler is guaranteed to be glitch free, even when the COD field has been changed.  0000 Divide clock output by 1. 0001 Divide clock output by 2.

Table continues on the next page...

**OCCS\_DIVBY field descriptions (continued)**

Field	Description
	0010 Divide clock output by 4. 0011 Divide clock output by 8. 0100 Divide clock output by 16. 0101 Divide clock output by 32. 0110 Divide clock output by 64. 0111 Divide clock output by 128. 1xxx Divide clock output by 256.
7 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
6 PWM_DIV2	This bit decides the 200MHz clock source to PWM nano edge 0 Raw PLL output selected as PWM_2X clock if PLL output is 200MHz 1 PLL DIV2 Clock Selected as PWM 2X clock if PLL output is 400 MHz. This is recommended setting.
5–0 PLLDB	<p>PLL Divide By</p> <p>The output frequency of the PLL is controlled, in part, by the PLLDB[5:0] field. The value written to this field, plus one, is used by the PLL to directly multiply the input frequency and present it at its output. For example, if the input frequency is 8 MHz and the PLLDB[5:0] field is set to 49 (the default), then the PLL output frequency is 400 MHz. PLLDB settings should be limited such that the output frequency of the PLL does not exceed 400 MHz.</p> <p>The frequency of the primary output clock to the SIM (sys_clk_2x) depends on the setting of the ZSRC field, which selects the primary output clock source, and the COD field, which configures the postscaler.</p> <p>Before the divide-by value is changed, the core clock must first be switched to the MSTR_OSC clock.</p> <p><b>NOTE:</b> Upon writing to the PLL Divide By register, the loss of reference detector circuit is reset.</p>

### 18.4.3 OCCS Status Register (OCCS\_STAT)

A PLL interrupt is generated if any of the LOLI or LOCI bits are set and the corresponding interrupt enable is set in the control register.

Address: E2B0h base + 2h offset = E2B2h

Bit	15	14	13	12	11	10	9	8
Read	LOLI1	LOLI0	LOCI	0				MON_FAILURE
Write	w1c	w1c	w1c					
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	OSC_OK	LCK1	LCK0	PLLPDN	0		ZSRCS	
Write								
Reset	0	0	0	1	0	0	0	0

#### OCCS\_STAT field descriptions

Field	Description
15 LOLI1	<p>PLL Lock or Loss of Lock Interrupt 1</p> <p>LOLI1 shows the status of the lock detector state from the LCK1 circuit. This bit is cleared by writing a one to it.</p> <p>This bit will not be set (by the hardware) if the corresponding CTRL[PLLIE1] bit is cleared (set to zero).</p> <p>0 No lock or loss of lock event has occurred. 1 PLL lock status based on PLLIE1.</p>
14 LOLI0	<p>PLL Lock or Loss of Lock Interrupt 0</p> <p>LOLI0 shows the status of the lock detector state from LCK0 circuit. This bit is cleared by writing a one to it.</p> <p>This bit will not be set (by the hardware) if the corresponding CTRL[PLLIE0] bit is cleared (set to zero).</p> <p>0 No lock or loss of lock event has occurred. 1 PLL lock status based on PLLIE0.</p>
13 LOCI	<p>Loss of Reference Clock Interrupt</p> <p>LOCI shows the status of the reference clock detection circuit. This bit is cleared by writing a one to it.</p> <p>0 Oscillator clock normal. 1 Loss of oscillator clock detected.</p>
12–9 Reserved	<p>This field is reserved.</p> <p>This read-only field is reserved and always has the value 0.</p>

Table continues on the next page...



**OCCS\_STAT field descriptions (continued)**

Field	Description
8 MON_FAILURE	XOSC Clock Monitor Failure Indicator 0 No clock failure, or clock monitor is disabled. 1 Clock failure detected on XOSC reference clock when clock monitor is enabled.
7 OSC_OK	OSC_OK Indicator from XOSC 0 Oscillator clock is still not stable, or XOSC is disabled. 1 XOSC OK indicator after crystal oscillator startup.
6 LCK1	PLL Lock 1 Status 0 PLL is unlocked. 1 PLL is locked (fine).
5 LCK0	PLL Lock 0 Status 0 PLL is unlocked. 1 PLL is locked (coarse).
4 PLLPDN	PLL Power Down PLL power down status is delayed by four IPbus clocks from the PLLPD bit in the control register. 0 PLL not powered down. 1 PLL powered down.
3–2 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
1–0 ZSRCS	CLOCK Source Status ZSRCS indicates the current sys_clk_x2 clock source. Because the synchronizing circuit switches the system clock source, ZSRCS takes more than one IP bus clock to indicate the new selection. 00 MSTR_OSC 01 PLL output divided by 2 1x Synchronization in progress

## 18.4.4 Oscillator Control Register 1 (OCCS\_OSCTL1)

This register controls aspects of both the internal relaxation oscillator and the crystal/resonator oscillator.

Address: E2B0h base + 4h offset = E2B4h

Bit	15	14	13	12	11	10	9	8
Read	ROPD	ROSB	COHL	CLK_MODE	0	EXT_SEL	FREQ_TRIM8M	
Write								
Reset	0	0	0	0	0	1	1	0
Bit	7	6	5	4	3	2	1	0
Read	FREQ_TRIM8M							
Write								
Reset	0	0	1	0	0	0	0	0

### OCCS\_OSCTL1 field descriptions

Field	Description
15 ROPD	<p>8 MHz Relaxation Oscillator Power Down</p> <p>This bit powers down the 8 MHz relaxation oscillator. To prevent a loss of clock to the core or the PLL, this bit should never be asserted while this clock source is selected by the PRECS field in the control register.</p> <p>0 Relaxation oscillator enabled. 1 Relaxation oscillator powered down.</p>
14 ROSB	<p>8 MHz Relaxation Oscillator Standby</p> <p>This bit controls the power usage and gross frequency of the 8 MHz relaxation oscillator. It is reset to the more accurate but higher power state.</p> <p>0 Normal mode. The relaxation oscillator output frequency is 8 MHz. 1 Standby mode. The relaxation oscillator output frequency is reduced to 400 kHz (<math>\pm 50\%</math>). The PLL should be disabled in this mode and MSTR_OSC should be selected as the output clock.</p>
13 COHL	<p>Crystal Oscillator High/Low Power Level</p> <p>This bit controls the power usage of the crystal oscillator. It is reset to the high power state. The low power mode should be selected to operate the crystal oscillator in Loop Controlled Pierce (LCP) mode. The high power mode should be selected to operate the crystal oscillator in Full Swing Pierce (FSP) mode or in the oscillator's external clock bypass mode.</p> <p>0 High power mode. 1 Low power mode.</p>
12 CLK_MODE	<p>Crystal Oscillator Clock Mode</p> <p>This bit controls the operating mode of the crystal oscillator. When CLK_MODE is set to 1, COHL should be set to 0.</p> <p>External Clock Bypass Mode is not supported .</p>

Table continues on the next page...

**OCCS\_OSCTL1 field descriptions (continued)**

Field	Description
	<p><b>NOTE:</b> If the crystal oscillator is turned off and then turned on again, the clock should not be switched back to the oscillator until after the crystal has had time to stabilize. See the crystal data sheet to determine this time duration.</p> <p>0 Crystal oscillator enabled.            1 External clock bypass mode. This enables the crystal oscillator's external clock bypass mode and allows an external clock source on the EXTAL input of the oscillator to propagate directly to the oscillator's clock output.</p>
11 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
10 EXT_SEL	<p>External Clock In Select</p> <p>This bit selects the source of the external clock input.</p> <p>PRECS should be 0 before changing the value of EXT_SEL to avoid glitches on the system clock.</p> <p>0 Use the output of the crystal oscillator as the external clock input.            1 Use CLKIN as the external clock input.</p>
9-0 FREQ_TRIM8M	<p>8 MHz Relaxation Oscillator Frequency Trim</p> <p>These bits correct part-specific variation in oscillator frequency. This control adjusts the part's average frequency over temperature up and down for the purpose of aligning it to 8 MHz. By testing the frequency of the internal clock and adjusting this factor accordingly, the accuracy of the internal clock can be improved. The reset value for this trim is 0x220, which is a center value for both gross and fine trim subfields. Refer to the crystal oscillator (IRC) specification for trim details.</p>

**18.4.5 Oscillator Control Register 2 (OCCS\_OSCTL2)**

This register controls aspects of both the internal relaxation oscillator and the crystal/resonator oscillator.

Address: E2B0h base + 5h offset = E2B5h

Bit	15	14	13	12	11	10	9	8
Read								
Write	ROPD200K	COPD		TEMP_TRIM8M			MON_ENABLE	FREQ_TRIM200K
Reset	1	1	0	0	0	0	0	1
Bit	7	6	5	4	3	2	1	0
Read	FREQ_TRIM200K							
Write	FREQ_TRIM200K							
Reset	0	0	0	0	0	0	0	0

**OCCS\_OSCTL2 field descriptions**

Field	Description
15 ROPD200K	200 kHz RC Oscillator Power Down

*Table continues on the next page...*

### OCCS\_OSCTL2 field descriptions (continued)

Field	Description
	This bit powers down the 200 kHz internal RC oscillator. To prevent a loss of clock to the core or the PLL, this bit should never be asserted while this clock source is selected by the PRECS field in the control register.
14 COPD	<p>Crystal Oscillator Power Down</p> <p>This bit powers down the external crystal oscillator. To prevent a loss of clock to the core or the PLL, this bit should never be asserted while this clock source is selected by the PRECS field in the control register.</p> <p>0 Crystal oscillator enabled. 1 Crystal oscillator powered down.</p>
13–10 TEMP_TRIM8M	<p>8 MHz Internal Relaxation Oscillator Temperature Trim</p> <p>This trim value adjusts the average slope of the oscillator's frequency as a function of temperature. The ideal shape of this function is roughly symmetrical to the X axis to minimize the WCS deviation from nominal frequency over temperature. This trim adjusts the average slope up or down by increments to accomplish this goal.</p>
9 MON_ENABLE	<p>XOSC Clock Monitor Enable Control</p> <p>This bit enables the clock monitor functionality of the XOSC.</p>
8–0 FREQ_TRIM200K	<p>200 kHz Internal RC Oscillator Frequency Trim</p> <p>These bits correct part-specific variation in oscillator frequency. This control adjusts the part's average frequency over temperature up and down for the purpose of aligning it to 200 kHz. By testing the frequency of the internal clock and incrementing or decrementing this factor accordingly, the accuracy of the internal clock can be improved. A reset sets these bits to \$100, centering the range of possible adjustment.</p>

## 18.4.6 External Clock Check Reference (OCCS\_CLKCHKR)

Along with the External Clock Check Target register, this register verifies the operation and relative frequency of the external clock source (target) as compared to the 8 MHz/400 kHz relaxation oscillator (reference). Verification can be performed any time the target and reference clocks are enabled; however, the greatest benefit is the ability to verify the external clock source prior to selecting it with the PRECS field.

Address: E2B0h base + 6h offset = E2B6h

Bit	15	14	13	12	11	10	9	8
Read	CHK_ENA				0			
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	REF_CNT							
Write								
Reset	0	0	0	0	0	0	0	0

### OCCS\_CLKCHKR field descriptions

Field	Description
15 CHK_ENA	<p>Check Enable</p> <p>This bit starts and stops the clock checking function. Allow enough time after the CLK_ENA bit is cleared to allow for two ROSC clock periods before attempting to start another verification cycle.</p> <p>0 Writing a low while the clock checking operation is in progress stops the check in its current state. Reading a low after a check has been started indicates that the check operation is complete and the final values are valid in the REF_CNT and TARGET_CNT fields.</p> <p>1 Writing a one clears the REF_CNT and TARGET_CNT fields and starts the clock checking function. The CLK_ENA bit remains high while the operation is in progress.</p>
14–7 Reserved	<p>This field is reserved.</p> <p>This read-only field is reserved and always has the value 0.</p>
6–0 REF_CNT	<p>Reference Count</p> <p>This count is initialized to zero on the positive transition of CHK_ENA. The test is terminated when REF_CNT equals:</p> <ul style="list-style-type: none"> <li>• 0x0080</li> <li>• the number of internal 8 MHz relaxation oscillator clock cycles that have been counted</li> </ul> <p><b>NOTE:</b> This counter value is not synchronized to the bus clock, and any value read while CHK_ENA is high should not be considered accurate.</p>

### 18.4.7 External Clock Check Target (OCCS\_CLKCHKT)

Along with the External Clock Check Reference register, this register verifies the operation and relative frequency of the external clock source (target) as compared to the 8 MHz/400 kHz relaxation oscillator (reference). Verification can be performed any time the target and reference clocks are enabled; however, the greatest benefit is the ability to verify the external clock source prior to selecting it with the PRECS field.

Address: E2B0h base + 7h offset = E2B7h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0					TARGET_CNT										
Write	[Greyed out]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### OCCS\_CLKCHKT field descriptions

Field	Description
15–11 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
10–0 TARGET_CNT	CLKCHKT Target Count Number of external clock cycles that have been counted.  <b>NOTE:</b> This counter value is not synchronized to the bus clock, and any value read while CHK_ENA is high should not be considered accurate. Its capacity is sufficient for verifying CLKIN upto 8 times the reference clock with sufficient room for overflow.

### 18.4.8 Protection Register (OCCS\_PROT)

This register provides features for runaway code protection of safety-critical register fields. By choosing an appropriate subset of protection registers, you can define the trade-off between power management and protection of the OCCS operating configuration.

Flexibility is provided so that write-protection control values may themselves be optionally locked (write protected). To this end, protection controls in this register have two bit values. The right bit determines the setting of the control, and the left bit determines whether the value is locked. When a protection control is set to a locked value, it can only be altered by a chip reset which restores its default non-locked value. While a protection control remains set to non-locked values, it can be re-written to any new value.

Address: E2B0h base + 8h offset = E2B8h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0										FRQEP		OSCEP		PLLEP	
Write	0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### OCCS\_PROT field descriptions

Field	Description
15–6 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
5–4 FRQEP	Frequency Enable Protection Enables write protection of the COD and ZSRC registers.  00 Write protection off (default). 01 Write protection on. 10 Write protection off and locked until chip reset. 11 Write protection on and locked until chip reset.
3–2 OSCEP	Oscillator Enable Protection Enables write protection of the OSCTL1, OSCTL2, and PRECS registers.  00 Write protection off (default). 01 Write protection on. 10 Write protection off and locked until chip reset. 11 Write protection on and locked until chip reset.
1–0 PLLEP	PLL Enable Protection Enables write protection of the PLLPD, LOCIE, LORTP, and PLLDB registers. When these registers are write protected (PLLPD is 0 and LOCIE is 1), the loss of reference detector cannot be disabled.  00 Write protection off (default). 01 Write protection on. 10 Write protection off and locked until chip reset. 11 Write protection on and locked until chip reset.

## 18.5 Functional Description

The chip provides several alternative clock sources. This signal is referred to as MSTR\_OSC. Possible clock source choices are:

- Internal 8 MHz relaxation oscillator with 400 kHz standby mode
- Internal 200 kHz oscillator
- External ceramic resonator or crystal oscillator attached to XTAL/EXTAL pad signals
- External clock source on EXTAL.
- External clock source on CLKIN.

The active clock source (MSTR\_OSC) is selected by a glitch-free mux controlled by the setting of the PRECS field. The Internal 8 MHz relaxation oscillator is selected at reset. MSTR\_OSC is used as the input to the PLL which can be used to derive higher frequencies up to 400 MHz. When MSTR\_OSC is within the spec of the PLL (8–50 MHz), the PLL can be used to perform integer multiplication of MSTR\_OSC up to a maximum 400MHz to provide a high-speed clock source for the part. The PLL output is fed to a divide by 2 circuit which acts as a duty cycle corrector.

The primary output clock or clock reference to the SIM module is named SYS\_CLK\_2X (also referred to as MSTR\_2X by the SIM). The clock reference to the SIM is selected by another glitch-free mux controlled by the setting of the ZSRC field. This mux is configured to select MSTR\_OSC at reset, however, the clock reference can be changed using ZSRC to the PLL output divided by 2. A post-scaler is provided which can divide the clock reference by from 1 to 256 before being output to the SIM. This post-scaler can be reconfigured any time without inducing glitches on the reference clock output to the SIM.

When ZSRC is selecting MSTR\_OSC as the current clock reference, the post-scaler can be used to provide very low operating frequencies for the part. When ZSRC is selecting a PLL based clock source, the post-scaler can be configured to provide a wide spectrum of intermediate frequencies all the way up to 200MHz. The SIM uses this clock reference directly for high speed applications and divides it by 2 and gates it to generate all the system and peripheral clocks which operate at a maximum 100MHz.

The OCCS Status Register (STAT) shows the status of the DSP core clock source. Because the synchronizing circuit changes modes to avoid any glitches, the STAT ZCLOCK source (ZSRCS) will show overlapping modes as an intermediate step. After PLL lock is detected the DSP core clock can be switched to the PLL by writing to the ZSRC bits in the CTRL register.

A proper sequence must be followed when reconfiguring the OCCS to insure correct operation of the part. Before changing PRECS to change to a new clock source, the new clock source should be powered on, configured, and stable. PRECS should not be changed while ZSRC is selecting a PLL based clock reference. This amounts to changing the PLL input while its output is in use and would cause the clock reference to become unstable. The user should also allow for the fact that transitions of the glitch-free muxes controlled by PRECS and ZSRC require two clock periods of the old clock to disable it, and two clock periods of the new clock to enable it.

Frequencies going out of the OCCS are controlled by the postscaler, and/or the divide-by ratio within the PLL. For proper operation of the PLL, the user must keep the VCO, within the PLL, in its operational range of 400 MHz maximum, the output of the VCO is depicted as  $F_{pll}$  in [Figure 1](#). The input frequency multiplied by the divide-by ratio is the frequency at which the VCO is running.



It is recommended when powering down, or powering up, the PLL be deselected as the clocking source. Only after lock is achieved should the PLL be selected as a valid clocking source.

Table 18-10 shows how to configure from reset defaults to any available clock configuration.

**NOTE**

In the following table, the clock source refers to the PRECS selection and the clock output refers to the ZSRC selection. Configuring the clock output for direct clocking means that the PLL is not in use and ZSRC is selecting MSTR\_OSC.

**Table 18-10. Clock Choices Without Crystal Oscillator**

Clock Source	Clock Output	Configuration Steps
8 MHz Relaxation Oscillator	Direct	Default. 1. Change the COD, if desired.
200 kHz Relaxation Oscillator	Direct	1. Select the 200 kHz oscillator (PRECS=10). 2. Wait 6 NOPs for resynchronization. 3. The relaxation oscillator can optionally be powered down (ROPD=1). 4. Change the COD, if desired.
8 MHz Relaxation Oscillator	Any PLL	1. Set PLLDB for desired multiply and enable the PLL (PLLDPD=0) 2. Wait for PLL lock (LCK1=1 and LCK0=1) 3. Change ZSRC to select a PLL based source 4. Change the COD, if desired.
External Clock Source	Direct	1. The clock source (CLKIN) should be enabled in the GPIO and SIM. 2. Select CLKIN as the source clock (PRECS=01, EXT_SEL=1). 3. Wait 6 NOP's for the synchronizing circuit to change clocks. 4. The relaxation oscillator can optionally be powered down (ROPD=1). 5. Change the COD, if desired.
External Clock Source	Any PLL	1. The clock source (CLKIN) should be enabled in the GPIO and SIM. 2. Select CLKIN as the source clock (PRECS=01, EXT_SEL=1). 3. Wait 6 NOP's for the synchronizing circuit to change clocks. 4. The relaxation oscillator can optionally be powered down (ROPD=1). 5. Set PLLDB for desired multiply and enable the PLL (PLLDPD=0). 6. Wait for PLL lock (LCK1=1 and LCK0=1) 7. Change ZSRC to select a PLL based output clock. 8. Change the COD, if desired.

**NOTE**

All of the crystal oscillator options in Table 18-11 require enabling the oscillator by setting OSCTL2[COPD] to 0.

**Table 18-11. Clock Choices with Crystal Oscillator**

Clock Source	Clock Output	Configuration Steps
Crystal Oscillator or Resonator in FSP mode	Direct	<ol style="list-style-type: none"> <li>1. The pin functions XTAL and EXTAL should be enabled in the GPIO and SIM.</li> <li>2. The external clock source should be changed to the crystal oscillator (EXT_SEL=0).</li> <li>3. The crystal oscillator should be powered up (CLK_MODE=0).</li> <li>4. Wait for the oscillator to stabilize.</li> <li>5. The crystal oscillator clock source should be selected (PRECS=01).</li> <li>6. Wait 6 NOP's for the synchronizing circuit to change clocks.</li> <li>7. The relaxation oscillator can optionally be powered down (ROPD=1).</li> <li>8. Change the COD, if desired.</li> </ol>
Crystal Oscillator or Resonator in FSP mode	Any PLL	<ol style="list-style-type: none"> <li>1. The pin functions XTAL and EXTAL should be enabled in the GPIO and SIM.</li> <li>2. The external clock source should be set to the crystal oscillator (EXT_SEL=0).</li> <li>3. The crystal oscillator should be powered up (CLK_MODE=0).</li> <li>4. Wait for the crystal oscillator to stabilize.</li> <li>5. The crystal oscillator clock source should be selected (PRECS=01).</li> <li>6. Wait 6 NOP's for the synchronizing circuit to change clocks.</li> <li>7. The relaxation oscillator can optionally be powered down (ROPD=1).</li> <li>8. Set PLLDB for desired multiply and enable the PLL (PLLPD=0)</li> <li>9. Wait for PLL lock (LCK1=1 and LCK0=1).</li> <li>10. Change ZSRC to select a PLL based output clock.</li> <li>11. Change COD, if desired.</li> </ol>
Crystal Oscillator or Resonator in LCP mode	Direct	<ol style="list-style-type: none"> <li>1. The pin functions XTAL and EXTAL should be enabled in the GPIO and SIM.</li> <li>2. Change the oscillator to low power mode (COHL=1).</li> <li>3. The external clock source should be changed to the crystal oscillator (EXT_SEL=0).</li> <li>4. The crystal oscillator should be powered up (CLK_MODE=0).</li> <li>5. Wait for the oscillator to stabilize.</li> <li>6. The crystal oscillator clock source should be selected (PRECS=01).</li> <li>7. Wait 6 NOP's for the synchronizing circuit to change clocks.</li> <li>8. The relaxation oscillator can optionally be powered down (ROPD=1).</li> <li>9. Change COD, if desired.</li> </ol>
Crystal Oscillator or Resonator in LCP mode	Any PLL	<ol style="list-style-type: none"> <li>1. The pin functions XTAL and EXTAL should be enabled in the GPIO and SIM.</li> <li>2. Change the oscillator to low power mode (COHL=1).</li> <li>3. The external clock source should be set to the crystal oscillator (EXT_SEL=0).</li> <li>4. The crystal oscillator should be powered up (CLK_MODE=0).</li> <li>5. Wait for the crystal oscillator to stabilize.</li> <li>6. The crystal oscillator clock source should be selected (PRECS=01).</li> <li>7. Wait 6 NOP's for the synchronizing circuit to change clocks.</li> <li>8. The relaxation oscillator can optionally be powered down (ROPD=1).</li> <li>9. Set PLLDB for desired multiply and enable the PLL (PLLPD=0).</li> <li>10. Wait for PLL lock (LCK1=1 and LCK0=1).</li> <li>11. Change ZSRC to select a PLL based output clock.</li> <li>12. Change COD, if desired</li> </ol>

## 18.6 Relaxation Oscillators

### 18.6.1 Trimming Frequency on the Internal 8 MHz Relaxation Oscillator

The internal 8 MHz relaxation oscillator's frequency varies due to manufacturing process, temperature, and voltage dependencies.

The method of changing the unadjusted operating point is by changing the size of a capacitor. This capacitor value is controlled by the frequency trim factor in the OSCTL1[FREQ\_TRIM8M] field. The default value for this trim factor is 220h. Each unit added or removed adjusts the output period by a fixed percentage of the unadjusted period (adding to the trim factor increases the clock period, decreasing the frequency). The trim value contains 10 bits, so the clock period of the relaxation oscillator clock can be changed to +/-40% of its unadjusted value, which is enough to cancel process variability.

To further reduce variation of frequency over temperature, a temperature trim is available in the OSCTL2[TEMP\_TRIM8M] field. Its purpose is to alter the average slope of the frequency vs. temperature curve (essentially to rotate the function). This can be used to reduce the asymmetry of the curve with respect to the X axis and thus minimize the WCS deviation from nominal (8 MHz) over voltage.

Trim values for individual parts are determined at the factory, delivered in the flash memory of the part, and automatically installed by software.

A recommended way to trim the internal clock is to use the Timer module to measure the width of an input pulse on an input capture pin (this pulse must be supplied by the application and should be as long or wide as possible). Considering the prescale value of the Timer and the theoretical (zero error) frequency of the bus, the error can be calculated. This error, expressed as a percentage, can be divided by the resolution of the trim and the resulting factor added or subtracted from the frequency trim. This process should be repeated to eliminate any residual error.

### 18.6.2 Trimming Frequency on the Internal 200 kHz Relaxation Oscillator

Like the frequency of the 8 MHz relaxation oscillator, the frequency of the 200 kHz relaxation oscillator varies. A single 9-bit trim control is provided in the OSCTL2 register to trim the 200 kHz relaxation oscillator. Trim values for individual parts are determined

at the factory, delivered in the flash memory of the part, and automatically installed by software. Users can adjust the trim similarly to how they adjust it for the 8 MHz relaxation oscillator.

## 18.7 External Reference

If higher clock precision is required the chip can be operated from an external clock source.

## 18.8 Crystal Oscillator

The crystal oscillator is designed to operate with either an external crystal or resonator. It can also be configured in an external clock bypass mode so that its extal input is propagated directly to its clock output. This mode is not recommended since the use of the CLKIN external pin function avoids frequency limitations on the signal. The oscillator can be operated in either a lower power/lower frequency loop controlled pierce (LCP mode) or a higher power/ higher frequency full swing pierce mode (FSP mode) of operation.

COPD==1, CLK\_MODE==x, COHL==x is powerdown mode

COPD==0, CLK\_MODE==1, COHL==0 is external clock mode (ext square wave)

COPD==0, CLK\_MODE==0, COHL==0 is FSP mode

COPD==0, CLK\_MODE==0, COHL==1 is LCP mode

### 18.8.1 Switching Clock Sources

To robustly switch between the Internal Relaxation Oscillator clocks, External oscillator Clock and CLKIN, the changeover switch assumes the clocks are completely asynchronous, so a synchronizing circuit is required to make the transition. When the select input (PRECS) is changed, the switch will continue to operate off the original clock for between 1 and 2 cycles as the select input is transitioned through one side of the synchronizer. Next, the output will be held low for between 1 and 2 cycles of the new clock as the select input transitions through the other side. Then the output starts switching at the new clock's frequency. This transition guarantees that no glitches will be seen on the output even though the select input may change asynchronously to the clocks.


The unpredictability of the transition period is a necessary result of the asynchronicity. The switch automatically selects the 8MHz Internal Relaxation Oscillator clock during Reset.

Switching sources requires both clock sources to be enabled and stable. A simple flow requires:

- If switching to the crystal oscillator, make sure that XTAL and EXTAL have been enabled via GPIO and SIM and the oscillator is properly configured (COPD, COHL, CLK\_MODE).
- If switching to a Relaxation Oscillator, make sure that it is powered up and configured.
- Wait for a few cycles for the clock to become Active.
- Switch clocks
- Execute 6 NOPs instructions
- Disable previous clock source (i.e. power down Relaxation Osc if Crystal is selected).

The key point to remember in this flow is that the clock source should not be switched unless the new desired clock is on and stable.

When a new DSP core clock is selected, the clock generation module will synchronize the request and select the new clock. The OCCS Status Register (STAT) shows the status of the DSP core clock source. Since the synchronizing circuit changes clock sources as to avoid any glitches, the ZSRCS bits in STAT will show overlapping modes as an intermediate step.



**Figure 18-11. Switching Clock Sources**

## 18.9 Phase Locked Loop

### 18.9.1 PLL Recommended Range of Operation

The voltage controlled oscillator (VCO) within the PLL has a characterized operating range extending from 200 MHz to 400 MHz. The output of the PLL,  $F_{PLL}$ , is fed to the input of the postscaler.

### 18.9.2 PLL Lock Time Specification

In many applications, the lock time of the PLL is the most critical PLL design parameter. Proper use of the PLL ensures the highest stability and lowest lock time.

#### 18.9.2.1 Lock Time Definition

Typical control systems refer to the lock time as the reaction time within specified tolerances of the system to a step input. In a PLL, the step input occurs when the PLL is turned on or when it suffers a noise hit. The tolerance is usually specified as a percent of the step input or when the output settles to the desired value plus or minus a percent of the frequency change. Therefore, the reaction time is constant in this definition, regardless of the size of the step input.

When the PLL is coming from a powered down state, PLL\_PDN high, to a powered up condition, it will incrementally seek its target output frequency until eventually both the gross and fine lock indicators indicate a locked condition. Refer to device's Data Sheet for lock time specifications. Other systems refer to lock time as the time the system takes to reduce the error between the actual output and the desired output to within specified tolerances. Therefore, the lock time varies according to the original error in the output. Minor errors may be shorter or longer in many cases.

#### 18.9.2.2 Parametric Influences on Reaction Time

Lock time is designed to be as short as possible while still providing the highest possible stability. The reaction time is not constant, however. Many factors directly and indirectly affect the lock time.

The most critical parameter affecting the reaction time of the PLL is the reference frequency, MSTR\_OSC, illustrated in [Figure 1](#). This frequency is the input to the phase detector and controls how often the PLL makes corrections. For stability, it is desirable for the corrections to be small and frequent. Therefore, a higher reference frequency provides optimal performance; 8MHz is minimum.

## 18.10 PLL Frequency Lock Detector Block

This digital block monitors the VCO output clock and sets the LCK[1:0] bits in the OCCS Status Register (STAT) based on its frequency accuracy. The lock detector is enabled with the LCKON bit of the PLL control register (CTRL), as well as the PLL\_PDN bit of CTRL. Once enabled, the detector starts two counters whose outputs are periodically compared. The input clocks to these counters are the VCO output clock divided by the value in DIVBY[PLLDB], called FEEDBACK, and the PLL input clock, shown as MSTR\_OSC in [Figure 1](#). The period of the pulses being compared cover one whole period of each clock.

FEEDBACK and MSTR\_OSC clocks are compared after 16, 32, and 64 cycles. If, after 32 cycles, the clocks match, the LCK0 bit is set to one. If, after 64 cycles of MSTR\_OSC, there is the same number of MSTR\_OSC clocks as FEEDBACK clocks, the LCK1 bit is also set. The LCK bit stay set until:

- Clocks fail to match
- On reset caused by LCKON, PLL\_PDN
- Chip-level reset

When the circuit sets the LCK1, the two counters are reset and start the count again. The lock detector is designed so if LCK1 is reset to zero because clocks did not match, LCK0 can stay high. This provides the processor the accuracy of the two clocks with respect to each other.

## 18.11 Loss of Reference Clock Detector

The loss of reference clock detector is designed to generate an interrupt when the reference clock to the PLL is interrupted. An LOR interrupt should occur after a minimum time of  $(LORTP+1) \times 10 \times (\text{reference clock period}) / ((PLLDB+1) / 2)$ . This is the minimum time because the PLL output frequency will start to decrease as the PLL tries to track the input reference source. [Figure 18-12](#) illustrates the general operation of the LOR detector, which relies on the fact that the phase locked loop can continue running for a time after its reference clock has been disturbed. This provides time for detection of the problem and an orderly system shutdown




Figure 18-12. Simplified Block Diagram of the Loss Of Reference Clock Detector

## 18.12 Resets

The OCCS module is reset by a POR, an external reset, or a COP or software reset.

## 18.13 Clocks

Table 18-12 summarizes the various clock signals in the OCCS module. All clocks are ultimately derived from the oscillator output.

Table 18-12. Clock Summary

Clock	Source	Characteristics
IP Bus Clock	IP Bus Bridge	Derived from sys_clk. Its frequency is same or half the sys_clk frequency depending upon Core's mode of operation. Used for all peripheral register reads and writes.
MSTR_2X	This module	Primary source for most on-chip clocks. The SIM divides this signal by two to generate the master system frequency.
FEEDBACK	PLL	FEEDBACK pin of the PLL.
F <sub>rosc</sub>	Relaxation oscillator	Nominally this is 8MHz. 400KHz in standby.
F <sub>cosc</sub>	crystal oscillator	Nominally this is 4-16MHz.
F <sub>pll</sub>	this module	output of the PLL.



## 18.14 Interrupts

The interrupts listed in [Table 18-13](#) may be OR'ed into a single processor core interrupt for some chip integrations. Inspect the interrupt table in the chip spec to determine what permutation of these interrupts are actually used.

**Table 18-13. Interrupt Summary**

Interrupt	Source	Description	Reference
LOLI1	STAT	Lock 1 Interrupt	CTRL register
LOLI0	STAT	Lock 2 Interrupt	CTRL register
LOCI	STAT	Loss of Reference Clock Interrupt	CTRL register

If the LOCI interrupt is enabled and the PLL is enabled then the LOCI is permitted to wakeup the system from some STOP modes.



# Chapter 19

## Flash Memory Controller (FMC)

### 19.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances, see the chip configuration information.

The Flash Memory Controller (FMC) is a memory acceleration unit that provides:

- an interface between the device and the program flash memory.
- buffers that can accelerate flash memory transfers.

#### 19.1.1 Overview

The Flash Memory Controller manages the interface between the device and the flash memory. The FMC receives status information detailing the configuration of the memory and uses this information to ensure a proper interface. The following table shows the supported 8-bit, 16-bit, and 32-bit read/write operations.

Flash memory type	Read	Write
Program flash memory	x	— <sup>1</sup>

1. A write operation to program flash memory results in a bus error.

In addition, the FMC provides three separate mechanisms for accelerating the interface between the device and the flash memory. A 32-bit speculation buffer can prefetch the next 32-bit flash memory location, and both a 4-way, 4-set cache and a single-entry 32-bit buffer can store previously accessed flash memory data for quick access times.

#### 19.1.2 Features

The FMC's features include:

- Interface between the device and the flash memory:
  - 8-bit, 16-bit, and 32-bit read operations to program flash memory.
  - Read accesses to consecutive 32-bit spaces in memory return the second read data with no wait states. The memory returns 32 bits via the 32-bit bus access.
  - For each crossbar master, access protection setting options for:
    - no access
    - read-only access
- Acceleration of data transfer from program flash memory to the device:
  - 32-bit prefetch speculation buffer with controls for instruction/data access per master
  - 4-way, 4-set, 32-bit line size cache for a total of sixteen 32-bit entries with controls for replacement algorithm and lock per way
  - Single-entry buffer with enable
  - Invalidation control for the speculation buffer and the single-entry buffer

## 19.2 Modes of operation

The FMC only operates when the device accesses the flash memory.

For any device power mode where the flash memory cannot be accessed, the FMC is disabled.

## 19.3 External signal description

The FMC has no external signals.

## 19.4 Memory map and register descriptions

The programming model consists of the FMC control registers and the program visible cache (data and tag/valid entries).

### NOTE

Program the registers only while the flash controller is idle (for example, execute from RAM). Changing configuration settings while a flash access is in progress can lead to non-deterministic behavior.

**Table 19-2. FMC register access**

Registers	Read access		Write access	
	Mode	Length	Mode	Length
Control registers: PFAPR, PFB0CR	Supervisor (privileged) mode or user mode	32 bits	Supervisor (privileged) mode only	32 bits
Cache registers	Supervisor (privileged) mode or user mode	32 bits	Supervisor (privileged) mode only	32 bits

### NOTE

Accesses to unimplemented registers within the FMC's address space return a bus error.

The cache entries, both data and tag/valid, can be read at any time.

### NOTE

System software is required to maintain memory coherence when any segment of the flash cache is programmed. For example, all buffer data associated with the reprogrammed flash should be invalidated. Accordingly, cache program visible writes must occur after a programming or erase event is completed and before the new memory image is accessed.

The cache is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. The following table elaborates on the tag/valid and data entries.

**Table 19-3. Program visible cache registers**

Cache storage	Based at offset	Contents of 32-bit read	Nomenclature	Nomenclature example
Tag	080h	12'h0, tag[19:4], 3'h0, valid	In TAGVDWxSy, x denotes the way, and y denotes the set.	TAGVDW1S1 is the 13-bit tag and 1-bit valid for cache entry way 1, set 1.
Data	100h	Data word	In DATAWxSy, x denotes the way, and y denotes the set.	DATAW1S1 represents bits [31:0] of data entry way 1, set 1.

### NOTE


In the preceding table and in the remainder of the register information, offset and address data appears in terms of word (16-bit) addressing.

### FMC memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
DE00	Flash Access Protection Register (FMC_PFAPR)	32	R/W	00F8_003Fh	<a href="#">19.4.1/347</a>
DE02	Flash Control Register (FMC_PFB0CR)	32	R/W	<a href="#">See section</a>	<a href="#">19.4.2/349</a>
DE80	Cache Tag Storage (FMC_TAGVDW0S0)	32	R/W	0000_0000h	<a href="#">19.4.3/352</a>
DE82	Cache Tag Storage (FMC_TAGVDW0S1)	32	R/W	0000_0000h	<a href="#">19.4.3/352</a>
DE84	Cache Tag Storage (FMC_TAGVDW0S2)	32	R/W	0000_0000h	<a href="#">19.4.3/352</a>
DE86	Cache Tag Storage (FMC_TAGVDW0S3)	32	R/W	0000_0000h	<a href="#">19.4.3/352</a>
DE88	Cache Tag Storage (FMC_TAGVDW1S0)	32	R/W	0000_0000h	<a href="#">19.4.4/353</a>
DE8A	Cache Tag Storage (FMC_TAGVDW1S1)	32	R/W	0000_0000h	<a href="#">19.4.4/353</a>
DE8C	Cache Tag Storage (FMC_TAGVDW1S2)	32	R/W	0000_0000h	<a href="#">19.4.4/353</a>
DE8E	Cache Tag Storage (FMC_TAGVDW1S3)	32	R/W	0000_0000h	<a href="#">19.4.4/353</a>
DE90	Cache Tag Storage (FMC_TAGVDW2S0)	32	R/W	0000_0000h	<a href="#">19.4.5/354</a>
DE92	Cache Tag Storage (FMC_TAGVDW2S1)	32	R/W	0000_0000h	<a href="#">19.4.5/354</a>
DE94	Cache Tag Storage (FMC_TAGVDW2S2)	32	R/W	0000_0000h	<a href="#">19.4.5/354</a>
DE96	Cache Tag Storage (FMC_TAGVDW2S3)	32	R/W	0000_0000h	<a href="#">19.4.5/354</a>
DE98	Cache Tag Storage (FMC_TAGVDW3S0)	32	R/W	0000_0000h	<a href="#">19.4.6/355</a>
DE9A	Cache Tag Storage (FMC_TAGVDW3S1)	32	R/W	0000_0000h	<a href="#">19.4.6/355</a>
DE9C	Cache Tag Storage (FMC_TAGVDW3S2)	32	R/W	0000_0000h	<a href="#">19.4.6/355</a>
DE9E	Cache Tag Storage (FMC_TAGVDW3S3)	32	R/W	0000_0000h	<a href="#">19.4.6/355</a>
DF00	Cache Data Storage (FMC_DATAW0S0)	32	R/W	0000_0000h	<a href="#">19.4.7/355</a>
DF02	Cache Data Storage (FMC_DATAW0S1)	32	R/W	0000_0000h	<a href="#">19.4.7/355</a>
DF04	Cache Data Storage (FMC_DATAW0S2)	32	R/W	0000_0000h	<a href="#">19.4.7/355</a>
DF06	Cache Data Storage (FMC_DATAW0S3)	32	R/W	0000_0000h	<a href="#">19.4.7/355</a>
DF08	Cache Data Storage (FMC_DATAW1S0)	32	R/W	0000_0000h	<a href="#">19.4.8/356</a>
DF0A	Cache Data Storage (FMC_DATAW1S1)	32	R/W	0000_0000h	<a href="#">19.4.8/356</a>
DF0C	Cache Data Storage (FMC_DATAW1S2)	32	R/W	0000_0000h	<a href="#">19.4.8/356</a>
DF0E	Cache Data Storage (FMC_DATAW1S3)	32	R/W	0000_0000h	<a href="#">19.4.8/356</a>
DF10	Cache Data Storage (FMC_DATAW2S0)	32	R/W	0000_0000h	<a href="#">19.4.9/356</a>
DF12	Cache Data Storage (FMC_DATAW2S1)	32	R/W	0000_0000h	<a href="#">19.4.9/356</a>
DF14	Cache Data Storage (FMC_DATAW2S2)	32	R/W	0000_0000h	<a href="#">19.4.9/356</a>
DF16	Cache Data Storage (FMC_DATAW2S3)	32	R/W	0000_0000h	<a href="#">19.4.9/356</a>
DF18	Cache Data Storage (FMC_DATAW3S0)	32	R/W	0000_0000h	<a href="#">19.4.10/357</a>
DF1A	Cache Data Storage (FMC_DATAW3S1)	32	R/W	0000_0000h	<a href="#">19.4.10/357</a>
DF1C	Cache Data Storage (FMC_DATAW3S2)	32	R/W	0000_0000h	<a href="#">19.4.10/357</a>
DF1E	Cache Data Storage (FMC_DATAW3S3)	32	R/W	0000_0000h	<a href="#">19.4.10/357</a>

### 19.4.1 Flash Access Protection Register (FMC\_PFAPR)

Address: DE00h base + 0h offset = DE00h



**FMC\_PFAPR field descriptions**

Field	Description
31–24 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
23–20 Reserved	This field is reserved. This read-only bitfield is reserved and is reset to 4'hF. Do not write to this bitfield or indeterminate results will occur.
19 M3PFD	Master 3 Prefetch Disable  These bits control whether prefetching is enabled based on the logical number of the requesting crossbar switch master. This field is further qualified by the PFBnCR[BxDPE,BxIPE] bits.  0 Prefetching for this master is enabled. 1 Prefetching for this master is disabled.
18 M2PFD	Master 2 Prefetch Disable  These bits control whether prefetching is enabled based on the logical number of the requesting crossbar switch master. This field is further qualified by the PFBnCR[BxDPE,BxIPE] bits.  0 Prefetching for this master is enabled. 1 Prefetching for this master is disabled.

Table continues on the next page...

**FMC\_PFAPR field descriptions (continued)**

Field	Description
17 M1PFD	<p>Master 1 Prefetch Disable</p> <p>These bits control whether prefetching is enabled based on the logical number of the requesting crossbar switch master. This field is further qualified by the PFBnCR[BxDPE,BxIPE] bits.</p> <p>0 Prefetching for this master is enabled. 1 Prefetching for this master is disabled.</p>
16 M0PFD	<p>Master 0 Prefetch Disable</p> <p>These bits control whether prefetching is enabled based on the logical number of the requesting crossbar switch master. This field is further qualified by the PFBnCR[BxDPE,BxIPE] bits.</p> <p>0 Prefetching for this master is enabled. 1 Prefetching for this master is disabled.</p>
15–8 Reserved	<p>This field is reserved. This read-only bitfield is reserved and is reset to zero. Do not write to this bitfield or indeterminate results will occur.</p>
7–6 M3AP[1:0]	<p>Master 3 Access Protection</p> <p>This field controls whether read and write access to the flash are allowed based on the logical master number of the requesting crossbar switch master.</p> <p>00 No access may be performed by this master 01 Only read accesses may be performed by this master 10 Reserved 11 Reserved</p>
5–4 M2AP[1:0]	<p>Master 2 Access Protection</p> <p>This field controls whether read and write access to the flash are allowed based on the logical master number of the requesting crossbar switch master.</p> <p>00 No access may be performed by this master 01 Only read accesses may be performed by this master 10 Reserved 11 Reserved</p>
3–2 M1AP[1:0]	<p>Master 1 Access Protection</p> <p>This field controls whether read and write access to the flash are allowed based on the logical master number of the requesting crossbar switch master.</p> <p>00 No access may be performed by this master 01 Only read accesses may be performed by this master 10 Reserved 11 Reserved</p>
1–0 M0AP[1:0]	<p>Master 0 Access Protection</p> <p>This field controls whether read and write access to the flash are allowed based on the logical master number of the requesting crossbar switch master.</p> <p>00 No access may be performed by this master 01 Only read accesses may be performed by this master</p>

*Table continues on the next page...*



**FMC\_PFAPR field descriptions (continued)**

Field	Description
10	Reserved
11	Reserved

**19.4.2 Flash Control Register (FMC\_PFB0CR)**

Address: DE00h base + 2h offset = DE02h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	B0RWSC[3:0]				CLCK_WAY[3:0]				0				0	B0MW[1:0]		0
W									CINV_WAY[3:0]				S_B_INV			
Reset	*	*	*	*	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0								CRC[2:0]			B0DCE	B0ICE	B0DPE	B0IPE	B0SEBE
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

\* Notes:

- B0RWSC[3:0] field: When the device is operating in normal mode, the reset value of this field is 1h. When the device is operating in fast mode, the reset value of this field is 3h.

**FMC\_PFB0CR field descriptions**

Field	Description
31–28 B0RWSC[3:0]	Read Wait State Control This read-only field defines the number of wait states required to access the flash memory. The relationship between the read access time of the flash array (expressed in system clock cycles) and RWSC is defined as: Access time of flash array [system clocks] = RWSC + 1

*Table continues on the next page...*

### FMC\_PFB0CR field descriptions (continued)

Field	Description
	The FMC automatically calculates this value based on the ratio of the system clock speed to the flash clock speed. For example, when this ratio is 4:1, the field's value is 3h, and when this ratio is 2:1, the field's value is 1h.
27–24 CLCK_WAY[3:0]	<p>Cache Lock Way x</p> <p>These bits determine if the given cache way is locked such that its contents will not be displaced by future misses.</p> <p>The bit setting definitions are for each bit in the field.</p> <p>0 Cache way is unlocked and may be displaced 1 Cache way is locked and its contents are not displaced</p>
23–20 CINV_WAY[3:0]	<p>Cache Invalidate Way x</p> <p>These bits determine if the given cache way is to be invalidated (cleared). When a bit within this field is written, the corresponding cache way is immediately invalidated: the way's tag, data, and valid contents are cleared. This field always reads as zero.</p> <p>Cache invalidation takes precedence over locking. The cache is invalidated by system reset. System software is required to maintain memory coherency when any segment of the flash memory is programmed or erased. Accordingly, cache invalidations must occur after a programming or erase event is completed and before the new memory image is accessed.</p> <p>The bit setting definitions are for each bit in the field.</p> <p>0 No cache way invalidation for the corresponding cache 1 Invalidate cache way for the corresponding cache: clear the tag, data, and vld bits of ways selected</p>
19 S_B_INV	<p>Invalidate Prefetch Speculation Buffer</p> <p>This bit determines if the FMC's prefetch speculation buffer and the single entry page buffer are to be invalidated (cleared). When this bit is written, the speculation buffer and single entry buffer are immediately cleared. This bit always reads as zero.</p> <p>0 Speculation buffer and single entry buffer are not affected. 1 Invalidate (clear) speculation buffer and single entry buffer.</p>
18–17 BOMW[1:0]	<p>Memory Width</p> <p>This read-only field defines the width of the memory.</p> <p>00 32 bits 01 64 bits 1x Reserved</p>
16 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
15–8 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
7–5 CRC[2:0]	<p>Cache Replacement Control</p> <p>This 3-bit field defines the replacement algorithm for accesses that are cached.</p> <p>000 LRU replacement algorithm per set across all four ways 001 Reserved 010 Independent LRU with ways [0-1] for ifetches, [2-3] for data</p>

*Table continues on the next page...*

**FMC\_PFB0CR field descriptions (continued)**

Field	Description
	011 Independent LRU with ways [0-2] for ifetches, [3] for data 1xx Reserved
4 B0DCE	Data Cache Enable  This bit controls whether data references are loaded into the cache.  0 Do not cache data references. 1 Cache data references.
3 B0ICE	Instruction Cache Enable  This bit controls whether instruction fetches are loaded into the cache.  0 Do not cache instruction fetches. 1 Cache instruction fetches.
2 B0DPE	Data Prefetch Enable  This bit controls whether prefetches (or speculative accesses) are initiated in response to data references.  0 Do not prefetch in response to data references. 1 Enable prefetches in response to data references.
1 B0IPE	Instruction Prefetch Enable  This bit controls whether prefetches (or speculative accesses) are initiated in response to instruction fetches.  0 Do not prefetch in response to instruction fetches. 1 Enable prefetches in response to instruction fetches.
0 B0SEBE	Single Entry Buffer Enable  This bit controls whether the single entry page buffer is enabled in response to flash read accesses. A high-to-low transition of this enable forces the page buffer to be invalidated.  0 Single entry buffer is disabled. 1 Single entry buffer is enabled.

### 19.4.3 Cache Tag Storage (FMC\_TAGVDW0Sn)

The cache of 32-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In TAGVDW<sub>x</sub>S<sub>y</sub>, x denotes the way, and y denotes the set. This section represents tag/vld information for all sets in the indicated way.

Address: DE00h base + 80h offset + (2d × i), where i=0d to 3d

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0												tag[19:4]			
W	[Shaded]												[Shaded]			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	tag[19:4]												0		valid	
W	[Shaded]												[Shaded]		[Shaded]	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### FMC\_TAGVDW0Sn field descriptions

Field	Description
31–20 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
19–4 tag[19:4]	16-bit tag for cache entry
3–1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
0 valid	1-bit valid for cache entry

## 19.4.4 Cache Tag Storage (FMC\_TAGVDW1Sn)

The cache of 32-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In TAGVDW<sub>x</sub>S<sub>y</sub>, x denotes the way, and y denotes the set. This section represents tag/vld information for all sets in the indicated way.

Address: DE00h base + 88h offset + (2d × i), where i=0d to 3d

Bit	31	30	29	28	27	26	25	24		23	22	21	20	19	18	17	16
R	0												tag[19:4]				
W	[Shaded]												[Shaded]				
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
R	tag[19:4]												0		valid		
W	[Shaded]												[Shaded]		[Shaded]		
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0

### FMC\_TAGVDW1Sn field descriptions

Field	Description
31–20 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
19–4 tag[19:4]	16-bit tag for cache entry
3–1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
0 valid	1-bit valid for cache entry

### 19.4.5 Cache Tag Storage (FMC\_TAGVDW2Sn)

The cache of 32-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In TAGVDWxSy, x denotes the way, and y denotes the set. This section represents tag/vld information for all sets in the indicated way.

Address: DE00h base + 90h offset + (2d × i), where i=0d to 3d

Bit	31	30	29	28	27	26	25	24		23	22	21	20	19	18	17	16
R	0												tag[19:4]				
W	[Shaded]												[Shaded]				
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
R	tag[19:4]												0		valid		
W	[Shaded]												[Shaded]		[Shaded]		
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0

#### FMC\_TAGVDW2Sn field descriptions

Field	Description
31–20 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
19–4 tag[19:4]	16-bit tag for cache entry
3–1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
0 valid	1-bit valid for cache entry

### 19.4.6 Cache Tag Storage (FMC\_TAGVDW3Sn)

The cache of 32-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In TAGVDW<sub>x</sub>S<sub>y</sub>, x denotes the way, and y denotes the set. This section represents tag/vld information for all sets in the indicated way.

Address: DE00h base + 98h offset + (2d × i), where i=0d to 3d

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0												tag[19:4]			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	tag[19:4]												0		valid	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**FMC\_TAGVDW3Sn field descriptions**

Field	Description
31–20 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
19–4 tag[19:4]	16-bit tag for cache entry
3–1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
0 valid	1-bit valid for cache entry

### 19.4.7 Cache Data Storage (FMC\_DATAW0Sn)

The cache of 32-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In DATAW<sub>x</sub>S<sub>y</sub>, x denotes the way, and y denotes the set. This section represents data for all sets in the indicated way.

Address: DE00h base + 100h offset + (2d × i), where i=0d to 3d

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	data[31:0]																															
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


### FMC\_DATAW0Sn field descriptions

Field	Description
31–0 data[31:0]	Bits [31:0] of data entry

### 19.4.8 Cache Data Storage (FMC\_DATAW1Sn)

The cache of 32-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In DATAW<sub>x</sub>S<sub>y</sub>, x denotes the way, and y denotes the set. This section represents data for all sets in the indicated way.

Address: DE00h base + 108h offset + (2d × i), where i=0d to 3d




### FMC\_DATAW1Sn field descriptions

Field	Description
31–0 data[31:0]	Bits [31:0] of data entry

### 19.4.9 Cache Data Storage (FMC\_DATAW2Sn)

The cache of 32-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In DATAW<sub>x</sub>S<sub>y</sub>, x denotes the way, and y denotes the set. This section represents data for all sets in the indicated way.

Address: DE00h base + 110h offset + (2d × i), where i=0d to 3d



### FMC\_DATAW2Sn field descriptions


Field	Description
31–0 data[31:0]	Bits [31:0] of data entry



### 19.4.10 Cache Data Storage (FMC\_DATAW3Sn)

The cache of 32-bit entries is a 4-way, set-associative cache with 4 sets. The ways are numbered 0-3 and the sets are numbered 0-3. In DATAW<sub>x</sub>S<sub>y</sub>, x denotes the way, and y denotes the set. This section represents data for all sets in the indicated way.

Address: DE00h base + 118h offset + (2d × i), where i=0d to 3d



#### FMC\_DATAW3Sn field descriptions

Field	Description
31–0 data[31:0]	Bits [31:0] of data entry

## 19.5 Functional description

The FMC is a flash acceleration unit with flexible buffers for user configuration. Besides managing the interface between the device and the flash memory, the FMC can be used to restrict access from crossbar switch masters and customize the cache and buffers to provide single-cycle system-clock data-access times. Whenever a hit occurs for the prefetch speculation buffer, the cache, or the single-entry buffer, the requested data is transferred within a single system clock.

Upon system reset, the FMC is configured to provide a significant level of buffering for transfers from the flash memory:

- Prefetch support for data and instructions is enabled for crossbar masters 0, 1, 2.
- The cache is configured for least recently used (LRU) replacement for all four ways.
- The cache is configured for data or instruction replacement.
- The single-entry buffer is enabled.
- The Master 0, 1, and 2 Access Protection fields of PFB0CR are set to 11b. The user must change each of these field values to 00b or 01b.

Though the default configuration provides a high degree of flash acceleration, advanced users may desire to customize the FMC buffer configurations to maximize throughput for their use cases. When reconfiguring the FMC for custom use cases, do not program the FMC's control registers while the flash memory is being accessed. Instead, change the control registers with a routine executing from RAM in supervisor mode.

The FMC's cache and buffering controls within PFB0CR allow the tuning of resources to suit particular applications' needs. The cache and two buffers are each controlled individually. The register controls enable buffering and prefetching per access type (instruction fetch or data reference). The cache also supports three types of LRU replacement algorithms:

- LRU per set across all four ways,
- LRU with ways [0-1] for instruction fetches and ways [2-3] for data fetches, and
- LRU with ways [0-2] for instruction fetches and way [3] for data fetches.

As an application example: if both instruction fetches and data references are accessing the flash memory, control is available to send instruction fetches, data references, or both to the cache or the single-entry buffer. Likewise, speculation can be enabled or disabled for either type of access. If both instruction fetches and data references are cached, the cache's way resources may be divided in several ways between the instruction fetches and data references.

## Chapter 20

# Flash Memory Module (FTFA)

### 20.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances, see the chip configuration information.

The flash memory module includes the following accessible memory regions:

- Program flash memory for vector space and code store

Flash memory is ideal for single-supply applications, permitting in-the-field erase and reprogramming operations without the need for any external high voltage power sources.

The flash memory module includes a memory controller that executes commands to modify flash memory contents. An erased bit reads '1' and a programmed bit reads '0'. The programming operation is unidirectional; it can only move bits from the '1' state (erased) to the '0' state (programmed). Only the erase operation restores bits from '0' to '1'; bits cannot be programmed from a '0' to a '1'.

#### CAUTION

A flash memory location must be in the erased state before being programmed. Cumulative programming of bits (back-to-back program operations without an intervening erase) within a flash memory location is not allowed. Re-programming of existing 0s to 0 is not allowed as this overstresses the device.

The standard shipping condition for flash memory is erased with security disabled. Data loss over time may occur due to degradation of the erased ('1') states and/or programmed ('0') states. Therefore, it is recommended that each flash block or sector be re-erased immediately prior to factory programming to ensure that the full data retention capability is achieved.

## 20.1.1 Features

The flash memory module includes the following features.

### NOTE

See the device's Chip Configuration details for the exact amount of flash memory available on your device.

### 20.1.1.1 Program Flash Memory Features

- Sector size of 1 KB
- Program flash protection scheme prevents accidental program or erase of stored data
- Automated, built-in, program and erase algorithms with verify

### 20.1.1.2 Other Flash Memory Module Features

- Internal high-voltage supply generator for flash memory program and erase operations
- Optional interrupt generation upon flash command completion
- Supports MCU security mechanisms which prevent unauthorized access to the flash memory contents

## 20.1.2 Block Diagram

The block diagram of the flash memory module is shown in the following figure.




Figure 20-1. Flash Block Diagram

### 20.1.3 Glossary

**Command write sequence** — A series of MCU writes to the flash FCCOB register group that initiates and controls the execution of flash algorithms that are built into the flash memory module.

**Endurance** — The number of times that a flash memory location can be erased and reprogrammed.

**FCCOB (Flash Common Command Object)** — A group of flash registers that are used to pass command, address, data, and any associated parameters to the memory controller in the flash memory module.

**Flash block** — A macro within the flash memory module which provides the nonvolatile memory storage.

**Flash Memory Module** — All flash blocks plus a flash management unit providing high-level control and an interface to MCU buses.

**IFR** — Nonvolatile information register found in each flash block, separate from the main memory array.

**Longword** — 32 bits of data with an aligned longword having byte-address[1:0] = 00.

**NVM** — Nonvolatile memory. A memory technology that maintains stored data during power-off. The flash array is an NVM using NOR-type flash memory technology.

**NVM Normal Mode** — An NVM mode that provides basic user access to flash memory module resources. The CPU or other bus masters initiate flash program and erase operations (or other flash commands) using writes to the FCCOB register group in the flash memory module.

**NVM Special Mode** — An NVM mode enabling external, off-chip access to the memory resources in the flash memory module. A reduced flash command set is available when the MCU is secured. See the Chip Configuration details for information on when this mode is used.

**Program flash** — The program flash memory provides nonvolatile storage for vectors and code store.

**Program flash Sector** — The smallest portion of the program flash memory (consecutive addresses) that can be erased.

**Retention** — The length of time that data can be kept in the NVM without experiencing errors upon readout. Since erased (1) states are subject to degradation just like programmed (0) states, the data retention limit may be reached from the last erase operation (not from the programming time).

**RWW**— Read-While-Write. The ability to simultaneously read from one memory resource while commanded operations are active in another memory resource.

**Secure** — An MCU state conveyed to the flash memory module as described in the Chip Configuration details for this device. In the secure state, reading and changing NVM contents is restricted.

**Word** — 16 bits of data with an aligned word having  $\text{byte-address}[0] = 0$ .

## 20.2 External Signal Description

The flash memory module contains no signals that connect off-chip.

## 20.3 Memory Map and Registers

This section describes the memory map and registers for the flash memory module.

Data read from unimplemented memory space in the flash memory module is undefined. Writes to unimplemented or reserved memory space (registers) in the flash memory module are ignored.

## 20.3.1 Flash Configuration Field Description

The program flash memory contains a 16-byte flash configuration field that stores default protection settings (loaded on reset) and security information that allows the MCU to restrict access to the flash memory module.

Flash Configuration Field Byte Address	Size (Bytes)	Field Description
0x0_0400–0x0_0407	8	Backdoor Comparison Key. Refer to <a href="#">Verify Backdoor Access Key Command</a> and <a href="#">Unsecuring the Chip Using Backdoor Key Access</a> .
0x0_0408–0x0_040B	4	Program flash protection bytes. Refer to the description of the Program Flash Protection Registers (FPROT0-3).
0x0_040F	1	Reserved
0x0_040E	1	Reserved
0x0_040D	1	Flash nonvolatile option byte. Refer to the description of the Flash Option Register (FOPT).
0x0_040C	1	Flash security byte. Refer to the description of the Flash Security Register (FSEC).

## 20.3.2 Program Flash IFR Map

The program flash IFR is nonvolatile information memory that can be read freely, but the user has no erase and limited program capabilities (see the Read Once, Program Once, and Read Resource commands in [Read Once Command](#), [Program Once Command](#) and [Read Resource Command](#)).

The contents of the program flash IFR are summarized in the table found here and further described in the subsequent paragraphs.

The program flash IFR is located within the program flash 0 memory block.

Address Range	Size (Bytes)	Field Description
0x00 – 0xBF	192	Reserved
0xC0 – 0xFF	64	Program Once Field

### 20.3.2.1 Program Once Field

The Program Once Field in the program flash IFR provides 64 bytes of user data storage separate from the program flash main array. The user can program the Program Once Field one time only as there is no program flash IFR erase mechanism available to the user. The Program Once Field can be read any number of times. This section of the program flash IFR is accessed in 4-byte records using the Read Once and Program Once commands (see [Read Once Command](#) and [Program Once Command](#)).

### 20.3.3 Register Descriptions

The flash memory module contains a set of memory-mapped control and status registers.

**NOTE**

While a command is running (FSTAT[CCIF]=0), register writes are not accepted to any register except FCNFG and FSTAT. The no-write rule is relaxed during the start-up reset sequence, prior to the initial rise of CCIF. During this initialization period the user may write any register. All register writes are also disabled (except for registers FCNFG and FSTAT) whenever an erase suspend request is active (FCNFG[ERSSUSP]=1).

**NOTE**

The base address and offsets for these registers are presented in terms of bytes.

**FTFA memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
1_C780	Flash Status Register (FTFA_FSTAT)	8	R/W	00h	<a href="#">20.33.1/365</a>
1_C781	Flash Configuration Register (FTFA_FCNFG)	8	R/W	00h	<a href="#">20.33.2/367</a>
1_C782	Flash Security Register (FTFA_FSEC)	8	R	Undefined	<a href="#">20.33.3/368</a>
1_C783	Flash Option Register (FTFA_FOPT)	8	R	Undefined	<a href="#">20.33.4/369</a>
1_C784	Flash Common Command Object Registers (FTFA_FCCOB3)	8	R/W	00h	<a href="#">20.33.5/370</a>
1_C785	Flash Common Command Object Registers (FTFA_FCCOB2)	8	R/W	00h	<a href="#">20.33.5/370</a>
1_C786	Flash Common Command Object Registers (FTFA_FCCOB1)	8	R/W	00h	<a href="#">20.33.5/370</a>

*Table continues on the next page...*



**FTFA memory map (continued)**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
1_C787	Flash Common Command Object Registers (FTFA_FCCOB0)	8	R/W	00h	<a href="#">20.33.5/370</a>
1_C788	Flash Common Command Object Registers (FTFA_FCCOB7)	8	R/W	00h	<a href="#">20.33.5/370</a>
1_C789	Flash Common Command Object Registers (FTFA_FCCOB6)	8	R/W	00h	<a href="#">20.33.5/370</a>
1_C78A	Flash Common Command Object Registers (FTFA_FCCOB5)	8	R/W	00h	<a href="#">20.33.5/370</a>
1_C78B	Flash Common Command Object Registers (FTFA_FCCOB4)	8	R/W	00h	<a href="#">20.33.5/370</a>
1_C78C	Flash Common Command Object Registers (FTFA_FCCOBB)	8	R/W	00h	<a href="#">20.33.5/370</a>
1_C78D	Flash Common Command Object Registers (FTFA_FCCOBA)	8	R/W	00h	<a href="#">20.33.5/370</a>
1_C78E	Flash Common Command Object Registers (FTFA_FCCOB9)	8	R/W	00h	<a href="#">20.33.5/370</a>
1_C78F	Flash Common Command Object Registers (FTFA_FCCOB8)	8	R/W	00h	<a href="#">20.33.5/370</a>
1_C790	Program Flash Protection Registers (FTFA_FPROT3)	8	R/W	Undefined	<a href="#">20.33.6/371</a>
1_C791	Program Flash Protection Registers (FTFA_FPROT2)	8	R/W	Undefined	<a href="#">20.33.6/371</a>
1_C792	Program Flash Protection Registers (FTFA_FPROT1)	8	R/W	Undefined	<a href="#">20.33.6/371</a>
1_C793	Program Flash Protection Registers (FTFA_FPROT0)	8	R/W	Undefined	<a href="#">20.33.6/371</a>

**20.33.1 Flash Status Register (FTFA\_FSTAT)**

The FSTAT register reports the operational status of the flash memory module.

The CCIF, RDCOLERR, ACCERR, and FPVIOL bits are readable and writable. The MGSTAT0 bit is read only. The unassigned bits read 0 and are not writable.

**NOTE**

When set, the Access Error (ACCERR) and Flash Protection Violation (FPVIOL) bits in this register prevent the launch of any more commands until the flag is cleared (by writing a one to it).

Address: 1\_C780h base + 0h offset = 1\_C780h

Bit	7	6	5	4	3	2	1	0
Read	CCIF	RDCOLERR	ACCERR	FPVIOL	0			MGSTAT0
Write	w1c	w1c	w1c	w1c				
Reset	0	0	0	0	0	0	0	0

### FTFA\_FSTAT field descriptions

Field	Description
7 CCIF	<p>Command Complete Interrupt Flag</p> <p>Indicates that a flash command has completed. The CCIF flag is cleared by writing a 1 to CCIF to launch a command, and CCIF stays low until command completion or command violation.</p> <p>CCIF is reset to 0 but is set to 1 by the memory controller at the end of the reset initialization sequence. Depending on how quickly the read occurs after reset release, the user may or may not see the 0 hardware reset value.</p> <p>0 Flash command in progress 1 Flash command has completed</p>
6 RDCOLERR	<p>Flash Read Collision Error Flag</p> <p>Indicates that the MCU attempted a read from a flash memory resource that was being manipulated by a flash command (CCIF=0). Any simultaneous access is detected as a collision error by the block arbitration logic. The read data in this case cannot be guaranteed. The RDCOLERR bit is cleared by writing a 1 to it. Writing a 0 to RDCOLERR has no effect.</p> <p>0 No collision error detected 1 Collision error detected</p>
5 ACCERR	<p>Flash Access Error Flag</p> <p>Indicates an illegal access has occurred to a flash memory resource caused by a violation of the command write sequence or issuing an illegal flash command. While ACCERR is set, the CCIF flag cannot be cleared to launch a command. The ACCERR bit is cleared by writing a 1 to it. Writing a 0 to the ACCERR bit has no effect.</p> <p>0 No access error detected 1 Access error detected</p>
4 FPVIOL	<p>Flash Protection Violation Flag</p> <p>Indicates an attempt was made to program or erase an address in a protected area of program flash memory during a command write sequence . While FPVIOL is set, the CCIF flag cannot be cleared to launch a command. The FPVIOL bit is cleared by writing a 1 to it. Writing a 0 to the FPVIOL bit has no effect.</p> <p>0 No protection violation detected 1 Protection violation detected</p>
3-1 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
0 MGSTAT0	<p>Memory Controller Command Completion Status Flag</p> <p>The MGSTAT0 status flag is set if an error is detected during execution of a flash command or during the flash reset sequence. As a status flag, this field cannot (and need not) be cleared by the user like the other error flags in this register.</p> <p>The value of the MGSTAT0 bit for "command-N" is valid only at the end of the "command-N" execution when CCIF=1 and before the next command has been launched. At some point during the execution of "command-N+1," the previous result is discarded and any previous error is cleared.</p>

### 20.33.2 Flash Configuration Register (FTFA\_FCNFG)

This register provides information on the current functional state of the flash memory module.

The erase control bits (ERSAREQ and ERSSUSP) have write restrictions. The unassigned bits read as noted and are not writable.

Address: 1\_C780h base + 1h offset = 1\_C781h

Bit	7	6	5	4	3	2	1	0
Read	CCIE	RDCOLLIE	ERSAREQ	ERSSUSP	0	0	0	0
Write								
Reset	0	0	0	0	0	0	0	0

**FTFA\_FCNFG field descriptions**

Field	Description
7 CCIE	<p>Command Complete Interrupt Enable</p> <p>Controls interrupt generation when a flash command completes.</p> <p>0 Command complete interrupt disabled</p> <p>1 Command complete interrupt enabled. An interrupt request is generated whenever the FSTAT[CCIF] flag is set.</p>
6 RDCOLLIE	<p>Read Collision Error Interrupt Enable</p> <p>Controls interrupt generation when a flash memory read collision error occurs.</p> <p>0 Read collision error interrupt disabled</p> <p>1 Read collision error interrupt enabled. An interrupt request is generated whenever a flash memory read collision error is detected (see the description of FSTAT[RDCOLERR]).</p>
5 ERSAREQ	<p>Erase All Request</p> <p>Issues a request to the memory controller to execute the Erase All Blocks command and release security. ERSAREQ is not directly writable but is under indirect user control. Refer to the device's Chip Configuration details on how to request this command.</p> <p>ERSAREQ sets when an erase all request is triggered external to the flash memory module and CCIF is set (no command is currently being executed). ERSAREQ is cleared by the flash memory module when the operation completes.</p> <p>0 No request or request complete</p> <p>1 Request to:</p> <ol style="list-style-type: none"> <li>1. run the Erase All Blocks command,</li> <li>2. verify the erased state,</li> <li>3. program the security byte in the Flash Configuration Field to the unsecure state, and</li> <li>4. release MCU security by setting the FSEC[SEC] field to the unsecure state.</li> </ol>
4 ERSSUSP	<p>Erase Suspend</p> <p>Allows the user to suspend (interrupt) the Erase Flash Sector command while it is executing.</p>

Table continues on the next page...

### FTFA\_FCNFG field descriptions (continued)

Field	Description
	0 No suspend requested 1 Suspend the current Erase Flash Sector command execution.
3 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
2 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

### 20.33.3 Flash Security Register (FTFA\_FSEC)

This read-only register holds all bits associated with the security of the MCU and flash memory module.

During the reset sequence, the register is loaded with the contents of the flash security byte in the Flash Configuration Field located in program flash memory. The flash basis for the values is signified by X in the reset value.

Address: 1\_C780h base + 2h offset = 1\_C782h

Bit	7	6	5	4	3	2	1	0
Read	KEYEN		MEEN		FSLACC		SEC	
Write								
Reset	x*	x*	x*	x*	x*	x*	x*	x*

\* Notes:

- x = Undefined at reset.

### FTFA\_FSEC field descriptions

Field	Description
7-6 KEYEN	Backdoor Key Security Enable Enables or disables backdoor key access to the flash memory module.  00 Backdoor key access disabled 01 Backdoor key access disabled (preferred KEYEN state to disable backdoor key access) 10 Backdoor key access enabled 11 Backdoor key access disabled
5-4 MEEN	Mass Erase Enable Bits

Table continues on the next page...

**FTFA\_FSEC field descriptions (continued)**

Field	Description
	<p>Enables and disables mass erase capability of the flash memory module. The state of this field is relevant only when SEC is set to secure outside of NVM Normal Mode. When SEC is set to unsecure, the MEEN setting does not matter.</p> <p>00 Mass erase is enabled            01 Mass erase is enabled            10 Mass erase is disabled            11 Mass erase is enabled</p>
3–2 FSLACC	<p>Freescall Failure Analysis Access Code</p> <p>Enables or disables access to the flash memory contents during returned part failure analysis at Freescale. When SEC is secure and FSLACC is denied, access to the program flash contents is denied and any failure analysis performed by Freescale factory test must begin with a full erase to unsecure the part.</p> <p>When access is granted (SEC is unsecure, or SEC is secure and FSLACC is granted), Freescale factory testing has visibility of the current flash contents. The state of the FSLACC bits is only relevant when SEC is set to secure. When SEC is set to unsecure, the FSLACC setting does not matter.</p> <p>00 Freescale factory access granted            01 Freescale factory access denied            10 Freescale factory access denied            11 Freescale factory access granted</p>
1–0 SEC	<p>Flash Security</p> <p>Defines the security state of the MCU. In the secure state, the MCU limits access to flash memory module resources. The limitations are defined per device and are detailed in the Chip Configuration details. If the flash memory module is unsecured using backdoor key access, SEC is forced to 10b.</p> <p>00 MCU security status is secure.            01 MCU security status is secure.            10 MCU security status is unsecure. (The standard shipping condition of the flash memory module is unsecure.)            11 MCU security status is secure.</p>

**20.33.4 Flash Option Register (FTFA\_FOPT)**


The flash option register allows the MCU to customize its operations by examining the state of these read-only bits, which are loaded from NVM at reset. The function of the bits is defined in the device's Chip Configuration details.

All bits in the register are read-only .

During the reset sequence, the register is loaded from the flash nonvolatile option byte in the Flash Configuration Field located in program flash memory. The flash basis for the values is signified by X in the reset value.

## memory Map and Registers

Address: 1\_C780h base + 3h offset = 1\_C783h



\* Notes:

- x = Undefined at reset.


### FTFA\_FOPT field descriptions

Field	Description
7-0 OPT	Nonvolatile Option  These bits are loaded from flash to this register at reset. Refer to the device's Chip Configuration details for the definition and use of these bits.

## 20.33.5 Flash Common Command Object Registers (FTFA\_FCCOBn)

The FCCOB register group provides 12 bytes for command codes and parameters. The individual bytes within the set append a 0-B hex identifier to the FCCOB register name: FCCOB0, FCCOB1, ..., FCCOB11.

Address: 1\_C780h base + 4h offset + (1d × i), where i=0d to 11d



### FTFA\_FCCOBn field descriptions

Field	Description
7-0 CCOBn	<p>The FCCOB register provides a command code and relevant parameters to the memory controller. The individual registers that compose the FCCOB data set can be written in any order, but you must provide all needed values, which vary from command to command. First, set up all required FCCOB fields and then initiate the command's execution by writing a 1 to the FSTAT[CCIF] bit. This clears the CCIF bit, which locks all FCCOB parameter fields and they cannot be changed by the user until the command completes (CCIF returns to 1). No command buffering or queueing is provided; the next command can be loaded only after the current command completes.</p> <p>Some commands return information to the FCCOB registers. Any values returned to FCCOB are available for reading after the FSTAT[CCIF] flag returns to 1 by the memory controller.</p> <p>The following table shows a generic flash command format. The first FCCOB register, FCCOB0, always contains the command code. This 8-bit value defines the command to be executed. The command code is followed by the parameters required for this specific flash command, typically an address and/or data values.</p>

**FTFA\_FCCOB<sub>n</sub> field descriptions (continued)**

Field	Description																										
	<p><b>NOTE:</b> The command parameter table is written in terms of FCCOB Number (which is equivalent to the byte number). This number is a reference to the FCCOB register name and is not the register address.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">FCCOB Number</th> <th style="text-align: center;">Typical Command Parameter Contents [7:0]</th> </tr> </thead> <tbody> <tr><td style="text-align: center;">0</td><td>FCMD (a code that defines the flash command)</td></tr> <tr><td style="text-align: center;">1</td><td>Flash address [23:16]</td></tr> <tr><td style="text-align: center;">2</td><td>Flash address [15:8]</td></tr> <tr><td style="text-align: center;">3</td><td>Flash address [7:0]</td></tr> <tr><td style="text-align: center;">4</td><td>Data Byte 0</td></tr> <tr><td style="text-align: center;">5</td><td>Data Byte 1</td></tr> <tr><td style="text-align: center;">6</td><td>Data Byte 2</td></tr> <tr><td style="text-align: center;">7</td><td>Data Byte 3</td></tr> <tr><td style="text-align: center;">8</td><td>Data Byte 4</td></tr> <tr><td style="text-align: center;">9</td><td>Data Byte 5</td></tr> <tr><td style="text-align: center;">A</td><td>Data Byte 6</td></tr> <tr><td style="text-align: center;">B</td><td>Data Byte 7</td></tr> </tbody> </table> <p><b>FCCOB Endianness and Multi-Byte Access :</b>            The FCCOB register group uses a big endian addressing convention. For all command parameter fields larger than 1 byte, the most significant data resides in the lowest FCCOB register number. The FCCOB register group may be read and written as individual bytes, aligned words (2 bytes) or aligned longwords (4 bytes).</p>	FCCOB Number	Typical Command Parameter Contents [7:0]	0	FCMD (a code that defines the flash command)	1	Flash address [23:16]	2	Flash address [15:8]	3	Flash address [7:0]	4	Data Byte 0	5	Data Byte 1	6	Data Byte 2	7	Data Byte 3	8	Data Byte 4	9	Data Byte 5	A	Data Byte 6	B	Data Byte 7
FCCOB Number	Typical Command Parameter Contents [7:0]																										
0	FCMD (a code that defines the flash command)																										
1	Flash address [23:16]																										
2	Flash address [15:8]																										
3	Flash address [7:0]																										
4	Data Byte 0																										
5	Data Byte 1																										
6	Data Byte 2																										
7	Data Byte 3																										
8	Data Byte 4																										
9	Data Byte 5																										
A	Data Byte 6																										
B	Data Byte 7																										

**20.33.6 Program Flash Protection Registers (FTFA\_FPROT<sub>n</sub>)**

The FPROT registers define which logical program flash regions are protected from program and erase operations. Protected flash regions cannot have their content changed; that is, these regions cannot be programmed and cannot be erased by any flash command. Unprotected regions can be changed by program and erase operations.

The four FPROT registers allow up to 32 protectable regions. Each bit protects a 1/32 region of the program flash memory except for memory configurations with less than 32 KB of program flash where each assigned bit protects 1 KB . For configurations with 24 KB of program flash memory or less, FPROT0 is not used. For configurations with 16 KB of program flash memory or less, FPROT1 is not used. For configurations with 8 KB of program flash memory, FPROT2 is not used. The bitfields are defined in each register as follows:


Program flash protection register	Program flash protection bits
FPROT0	PROT[31:24]
FPROT1	PROT[23:16]
FPROT2	PROT[15:8]
FPROT3	PROT[7:0]

During the reset sequence, the FPROT registers are loaded with the contents of the program flash protection bytes in the Flash Configuration Field as indicated in the following table.

Program flash protection register	Flash Configuration Field offset address
FPROT0	0x000B
FPROT1	0x000A
FPROT2	0x0009
FPROT3	0x0008

To change the program flash protection that is loaded during the reset sequence, unprotect the sector of program flash memory that contains the Flash Configuration Field. Then, reprogram the program flash protection byte.

Address: 1\_C780h base + 10h offset + (1d × i), where i=0d to 3d



\* Notes:

- x = Undefined at reset.

### FTFA\_FPROTn field descriptions

Field	Description
7-0 PROT	<p>Program Flash Region Protect</p> <p>Each program flash region can be protected from program and erase operations by setting the associated PROT bit.</p> <p><b>In NVM Normal mode:</b> The protection can only be increased, meaning that currently unprotected memory can be protected, but currently protected memory cannot be unprotected. Since unprotected regions are marked with a 1 and protected regions use a 0, only writes changing 1s to 0s are accepted. This 1-to-0 transition check is performed on a bit-by-bit basis. Those FPROT bits with 1-to-0 transitions are accepted while all bits with 0-to-1 transitions are ignored.</p> <p><b>In NVM Special mode:</b> All bits of FPROT are writable without restriction. Unprotected areas can be protected and protected areas can be unprotected.</p> <p><b>Restriction:</b> The user must never write to any FPROT register while a command is running (CCIF=0). Trying to alter data in any protected area in the program flash memory results in a protection violation error and sets the FSTAT[FPVIOL] bit. A full block erase of a program flash block is not possible if it contains any protected region.</p>



### FTFA\_FPROT $n$ field descriptions (continued)

Field	Description
	Each bit in the 32-bit protection register represents 1/32 of the total program flash except for configurations where program flash memory is less than 32 KB. For configurations with less than 32 KB of program flash memory, each assigned bit represents 1 KB.
0	Program flash region is protected.
1	Program flash region is not protected

## 20.4 Functional Description


The information found here describes functional details of the flash memory module.

### 20.4.1 Flash Protection

Individual regions within the flash memory can be protected from program and erase operations.

Protection is controlled by the following registers:

- FPROT $n$  —
  - For 2 $n$  program flash sizes, four registers typically protect 32 regions of the program flash memory as shown in the following figure



**Figure 20-24. Program flash protection**

## NOTE

Flash protection features are discussed further in [AN4507: Using the Kinetis Security and Flash Protection Features](#). Not all features described in the application note are available on this device.

## 20.4.2 Interrupts

The flash memory module can generate interrupt requests to the MCU upon the occurrence of various flash events.

These interrupt events and their associated status and control bits are shown in the following table.

**Table 20-24. Flash Interrupt Sources**

Flash Event	Readable Status Bit	Interrupt Enable Bit
Flash Command Complete	FSTAT[CCIF]	FCNFG[CCIE]
Flash Read Collision Error	FSTAT[RDCOLERR]	FCNFG[RDCOLLIE]

### Note

Vector addresses and their relative interrupt priority are determined at the MCU level.

Some devices also generate a bus error response as a result of a Read Collision Error event. See the chip configuration information to determine if a bus error response is also supported.

## 20.4.3 Flash Operation in Low-Power Modes

### 20.4.3.1 Wait Mode

When the MCU enters wait mode, the flash memory module is not affected. The flash memory module can recover the MCU from wait via the command complete interrupt (see [Interrupts](#)).

### 20.4.3.2 Stop Mode

When the MCU requests stop mode, if a flash command is active (CCIF = 0) the command execution completes before the MCU is allowed to enter stop mode.

#### CAUTION

The MCU should never enter stop mode while any flash command is running (CCIF = 0).

#### NOTE

While the MCU is in very-low-power modes (VLPR, VLPW, VLPS), the flash memory module does not accept flash commands.

### 20.4.4 Functional Modes of Operation

The flash memory module has two operating modes: NVM Normal and NVM Special.

The operating mode affects the command set availability (see [Table 20-25](#)). Refer to the Chip Configuration details of this device for how to activate each mode.

### 20.4.5 Flash Reads and Ignored Writes

The flash memory module requires only the flash address to execute a flash memory read.

The MCU must not read from the flash memory while commands are running (as evidenced by CCIF=0) on that block. Read data cannot be guaranteed from a flash block while any command is processing within that block. The block arbitration logic detects any simultaneous access and reports this as a read collision error (see the FSTAT[RDCOLERR] bit).

### 20.4.6 Read While Write (RWW)

The following simultaneous accesses are not allowed:

- Reading from program flash memory space while a flash command is active (CCIF=0).

## 20.4.7 Flash Program and Erase

All flash functions except read require the user to setup and launch a flash command through a series of peripheral bus writes.

The user cannot initiate any further flash commands until notified that the current command has completed. The flash command structure and operation are detailed in [Flash Command Operations](#).

## 20.4.8 Flash Command Operations

Flash command operations are typically used to modify flash memory contents.

The next sections describe:

- The command write sequence used to set flash command parameters and launch execution
- A description of all flash commands available

### 20.4.8.1 Command Write Sequence

Flash commands are specified using a command write sequence illustrated in [Figure 20-25](#). The flash memory module performs various checks on the command (FCCOB) content and continues with command execution if all requirements are fulfilled.

Before launching a command, the ACCERR and FPVIOL bits in the FSTAT register must be zero and the CCIF flag must read 1 to verify that any previous command has completed. If CCIF is zero, the previous command execution is still active, a new command write sequence cannot be started, and all writes to the FCCOB registers are ignored.

Attempts to launch a flash command in VLP mode will be ignored.

#### 20.4.8.1.1 Load the FCCOB Registers

The user must load the FCCOB registers with all parameters required by the desired flash command. The individual registers that make up the FCCOB data set can be written in any order.

### 20.4.8.1.2 Launch the Command by Clearing CCIF

Once all relevant command parameters have been loaded, the user launches the command by clearing FSTAT[CCIF] by writing a '1' to it. FSTAT[CCIF] remains 0 until the flash command completes.

The FSTAT register contains a blocking mechanism that prevents a new command from launching (can't clear FSTAT[CCIF]) if the previous command resulted in an access error (FSTAT[ACCERR]=1) or a protection violation (FSTAT[FPVIOL]=1). In error scenarios, two writes to FSTAT are required to initiate the next command: the first write clears the error flags, the second write clears CCIF.

### 20.4.8.1.3 Command Execution and Error Reporting

The command processing has several steps:

1. The flash memory module reads the command code and performs a series of parameter checks and protection checks, if applicable, which are unique to each command.

If the parameter check fails, the FSTAT[ACCERR] (access error) flag is set. FSTAT[ACCERR] reports invalid instruction codes and out-of bounds addresses. Usually, access errors suggest that the command was not set-up with valid parameters in the FCCOB register group.

Program and erase commands also check the address to determine if the operation is requested to execute on protected areas. If the protection check fails, FSTAT[FPVIOL] (protection error) flag is set.

Command processing never proceeds to execution when the parameter or protection step fails. Instead, command processing is terminated after setting FSTAT[CCIF].

2. If the parameter and protection checks pass, the command proceeds to execution. Run-time errors, such as failure to erase verify, may occur during the execution phase. Run-time errors are reported in FSTAT[MGSTAT0]. A command may have access errors, protection errors, and run-time errors, but the run-time errors are not seen until all access and protection errors have been corrected.
3. Command execution results, if applicable, are reported back to the user via the FCCOB and FSTAT registers.
4. The flash memory module sets FSTAT[CCIF] signifying that the command has completed.

The flow for a generic command write sequence is illustrated in the following figure.




Figure 20-25. Generic flash command write sequence flowchart

### 20.4.8.2 Flash Commands

The following table summarizes the function of all flash commands.

FCMD	Command	Program flash	Function
0x01	Read 1s Section	×	Verify that a given number of program flash locations from a starting address are erased.
0x02	Program Check	×	Tests previously-programmed locations at margin read levels.
0x03	Read Resource	IFR, ID	Read 4 bytes from program flash IFR or version ID.
0x06	Program Longword	×	Program 4 bytes in a program flash block.

Table continues on the next page...

FCMD	Command	Program flash	Function
0x09	Erase Flash Sector	×	Erase all bytes in a program flash sector.
0x40	Read 1s All Blocks	×	Verify that the program flash block is erased then release MCU security.
0x41	Read Once	IFR	Read 4 bytes of a dedicated 64 byte field in the program flash 0 IFR.
0x43	Program Once	IFR	One-time program of 4 bytes of a dedicated 64-byte field in the program flash 0 IFR.
0x44	Erase All Blocks	×	Erase the program flash block, verify-erase and release MCU security.  <b>NOTE:</b> An erase is only possible when all memory locations are unprotected.
0x45	Verify Backdoor Access Key	×	Release MCU security after comparing a set of user-supplied security keys to those stored in the program flash.

### 20.4.8.3 Flash Commands by Mode

The following table shows the flash commands that can be executed in each flash operating mode.

**Table 20-25. Flash Commands by Mode**

FCMD	Command	NVM Normal			NVM Special		
		Unsecure	Secure	MEEN=10	Unsecure	Secure	MEEN=10
0x01	Read 1s Section	×	×	×	×	—	—
0x02	Program Check	×	×	×	×	—	—
0x03	Read Resource	×	×	×	×	—	—
0x06	Program Longword	×	×	×	×	—	—
0x09	Erase Flash Sector	×	×	×	×	—	—
0x40	Read 1s All Blocks	×	×	×	×	×	—
0x41	Read Once	×	×	×	×	—	—
0x43	Program Once	×	×	×	×	—	—
0x44	Erase All Blocks	×	×	×	×	×	—
0x45	Verify Backdoor Access Key	×	×	×	×	—	—

## 20.4.9 Margin Read Commands

The Read-1s commands (Read 1s All Blocks and Read 1s Section) and the Program Check command have a margin choice parameter that allows the user to apply non-standard read reference levels to the program flash array reads performed by these commands. Using the preset 'user' and 'factory' margin levels, these commands perform their associated read operations at tighter tolerances than a 'normal' read. These non-standard read levels are applied only during the command execution. All simple (uncommanded) flash array reads to the MCU always use the standard, un-margined, read reference level.

Only the 'normal' read level should be employed during normal flash usage. The non-standard, 'user' and 'factory' margin levels should be employed only in special cases. They can be used during special diagnostic routines to gain confidence that the device is not suffering from the end-of-life data loss customary of flash memory devices.

Erased ('1') and programmed ('0') bit states can degrade due to elapsed time and data cycling (number of times a bit is erased and re-programmed). The lifetime of the erased states is relative to the last erase operation. The lifetime of the programmed states is measured from the last program time.

The 'user' and 'factory' levels become, in effect, a minimum safety margin; i.e. if the reads pass at the tighter tolerances of the 'user' and 'factory' margins, then the 'normal' reads have at least this much safety margin before they experience data loss.

The 'user' margin is a small delta to the normal read reference level. 'User' margin levels can be employed to check that flash memory contents have adequate margin for normal level read operations. If unexpected read results are encountered when checking flash memory contents at the 'user' margin levels, loss of information might soon occur during 'normal' readout.

The 'factory' margin is a bigger deviation from the norm, a more stringent read criteria that should only be attempted immediately (or very soon) after completion of an erase or program command, early in the cycling life. 'Factory' margin levels can be used to check that flash memory contents have adequate margin for long-term data retention at the normal level setting. If unexpected results are encountered when checking flash memory contents at 'factory' margin levels, the flash memory contents should be erased and reprogrammed.

### CAUTION

Factory margin levels must only be used during verify of the initial factory programming.



### 20.4.10 Flash Command Description

This section describes all flash commands that can be launched by a command write sequence.

The flash memory module sets the FSTAT[ACCERR] bit and aborts the command execution if any of the following illegal conditions occur:

- There is an unrecognized command code in the FCCOB FCMD field.
- There is an error in a FCCOB field for the specific commands. Refer to the error handling table provided for each command.

Ensure that FSTAT[ACCERR] and FSTAT[FPVIOL] are cleared prior to starting the command write sequence. As described in [Launch the Command by Clearing CCIF](#), a new command cannot be launched while these error flags are set.

Do not attempt to read a flash block while the flash memory module is running a command (FSTAT[CCIF] = 0) on that same block. The flash memory module may return invalid data to the MCU with the collision error flag (FSTAT[RDCOLERR]) set.

**CAUTION**

Flash data must be in the erased state before being programmed. Cumulative programming of bits (adding more zeros) is not allowed.

#### 20.4.10.1 Read 1s Section Command

The Read 1s Section command checks if a section of program flash memory is erased to the specified read margin level. The Read 1s Section command defines the starting address and the number of longwords to be verified.

**Table 20-26. Read 1s Section Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x01 (RD1SEC)
1	Flash address [23:16] of the first longword to be verified
2	Flash address [15:8] of the first longword to be verified
3	Flash address [7:0] <sup>1</sup> of the first longword to be verified
4	Number of longwords to be verified [15:8]
5	Number of longwords to be verified [7:0]
6	Read-1 Margin Choice

## Functional Description

1. Must be longword aligned (Flash address [1:0] = 00).

Upon clearing CCIF to launch the Read 1s Section command, the flash memory module sets the read margin for 1s according to [Table 20-27](#) and then reads all locations within the specified section of flash memory. If the flash memory module fails to read all 1s (that is, the flash section is not erased), FSTAT[MGSTAT0] is set. FSTAT[CCIF] sets after the Read 1s Section operation completes.

**Table 20-27. Margin Level Choices for Read 1s Section**

Read Margin Choice	Margin Level Description
0x00	Use the 'normal' read level for 1s
0x01	Apply the 'User' margin to the normal read-1 level
0x02	Apply the 'Factory' margin to the normal read-1 level

**Table 20-28. Read 1s Section Command Error Handling**

Error condition	Error bit
Command not available in current mode/security	FSTAT[ACCERR]
An invalid margin code is supplied.	FSTAT[ACCERR]
An invalid flash address is supplied.	FSTAT[ACCERR]
Flash address is not longword aligned.	FSTAT[ACCERR]
The requested section crosses a Flash block boundary.	FSTAT[ACCERR]
The requested number of longwords is 0.	FSTAT[ACCERR]
Read-1s fails.	FSTAT[MGSTAT0]

### 20.4.10.2 Program Check Command

The Program Check command tests a previously programmed program flash longword to see if it reads correctly at the specified margin level.

**Table 20-29. Program Check Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x02 (PGMCHK)
1	Flash address [23:16]
2	Flash address [15:8]
3	Flash address [7:0] <sup>1</sup>
4	Margin Choice
8	Byte 0 expected data
9	Byte 1 expected data
A	Byte 2 expected data
B	Byte 3 expected data

1. Must be longword aligned (Flash address [1:0] = 00).

Upon clearing CCIF to launch the Program Check command, the flash memory module sets the read margin for 1s according to [Table 20-30](#), reads the specified longword, and compares the actual read data to the expected data provided by the FCCOB. If the comparison at margin-1 fails, FSTAT[MGSTAT0] is set.

The flash memory module then sets the read margin for 0s, re-reads, and compares again. If the comparison at margin-0 fails, FSTAT[MGSTAT0] is set. FSTAT[CCIF] is set after the Program Check operation completes.

The supplied address must be longword aligned (the lowest two bits of the byte address must be 00):

- Byte 3 data is written to the supplied byte address ('start'),
- Byte 2 data is programmed to byte address start+0b01,
- Byte 1 data is programmed to byte address start+0b10,
- Byte 0 data is programmed to byte address start+0b11.

**NOTE**

See the description of margin reads, [Margin Read Commands](#)

**Table 20-30. Margin Level Choices for Program Check**

Read Margin Choice	Margin Level Description
0x01	Read at 'User' margin-1 and 'User' margin-0
0x02	Read at 'Factory' margin-1 and 'Factory' margin-0

**Table 20-31. Program Check Command Error Handling**

Error Condition	Error Bit
Command not available in current mode/security	FSTAT[ACCERR]
An invalid flash address is supplied	FSTAT[ACCERR]
Flash address is not longword aligned	FSTAT[ACCERR]
An invalid margin choice is supplied	FSTAT[ACCERR]
Either of the margin reads does not match the expected data	FSTAT[MGSTAT0]

**20.4.10.3 Read Resource Command**

The Read Resource command allows the user to read data from special-purpose memory resources located within the flash memory module. The special-purpose memory resources available include program flash IFR space and the Version ID field. Each resource is assigned a select code as shown in [Table 20-33](#).

**Table 20-32. Read Resource Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x03 (RDRSRC)
1	Flash address [23:16]
2	Flash address [15:8]
3	Flash address [7:0] <sup>1</sup>
Returned Values	
4	Read Data [31:24]
5	Read Data [23:16]
6	Read Data [15:8]
7	Read Data [7:0]
User-provided values	
8	Resource Select Code (see <a href="#">Table 20-33</a> )

1. Must be longword aligned (Flash address [1:0] = 00).

**Table 20-33. Read Resource Select Codes**

Resource Select Code	Description	Resource Size	Local Address Range
0x00	Program Flash 0 IFR	256 Bytes	0x00_0000–0x00_00FF
0x01 <sup>1</sup>	Version ID	8 Bytes	0x00_0000–0x00_0007

1. Located in program flash 0 reserved space.

After clearing CCIF to launch the Read Resource command, four consecutive bytes are read from the selected resource at the provided relative address and stored in the FCCOB register. The CCIF flag sets after the Read Resource operation completes. The Read Resource command exits with an access error if an invalid resource code is provided or if the address for the applicable area is out-of-range.

**Table 20-34. Read Resource Command Error Handling**

Error Condition	Error Bit
Command not available in current mode/security	FSTAT[ACCERR]
An invalid resource code is entered	FSTAT[ACCERR]
Flash address is out-of-range for the targeted resource.	FSTAT[ACCERR]
Flash address is not longword aligned	FSTAT[ACCERR]

#### 20.4.10.4 Program Longword Command

The Program Longword command programs four previously-erased bytes in the program flash memory using an embedded algorithm.

### CAUTION

A flash memory location must be in the erased state before being programmed. Cumulative programming of bits (back-to-back program operations without an intervening erase) within a flash memory location is not allowed. Re-programming of existing 0s to 0 is not allowed as this overstresses the device.

**Table 20-35. Program Longword Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x06 (PGM4)
1	Flash address [23:16]
2	Flash address [15:8]
3	Flash address [7:0] <sup>1</sup>
4	Byte 0 program value
5	Byte 1 program value
6	Byte 2 program value
7	Byte 3 program value

1. Must be longword aligned (Flash address [1:0] = 00).

Upon clearing CCIF to launch the Program Longword command, the flash memory module programs the data bytes into the flash using the supplied address. The targeted flash locations must be currently unprotected (see the description of the FPROT registers) to permit execution of the Program Longword operation.

The programming operation is unidirectional. It can only move NVM bits from the erased state ('1') to the programmed state ('0'). Erased bits that fail to program to the '0' state are flagged as errors in FSTAT[MGSTAT0]. The CCIF flag is set after the Program Longword operation completes.

The supplied address must be longword aligned (flash address [1:0] = 00):

- Byte 3 data is written to the supplied byte address ('start'),
- Byte 2 data is programmed to byte address start+0b01,
- Byte 1 data is programmed to byte address start+0b10, and
- Byte 0 data is programmed to byte address start+0b11.

**Table 20-36. Program Longword Command Error Handling**

Error Condition	Error Bit
Command not available in current mode/security	FSTAT[ACCERR]
An invalid flash address is supplied	FSTAT[ACCERR]
Flash address is not longword aligned	FSTAT[ACCERR]
Flash address points to a protected area	FSTAT[FPVIOL]

*Table continues on the next page...*

**Table 20-36. Program Longword Command Error Handling (continued)**

Error Condition	Error Bit
Any errors have been encountered during the verify operation	FSTAT[MGSTAT0]

### 20.4.10.5 Erase Flash Sector Command

The Erase Flash Sector operation erases all addresses in a flash sector.

**Table 20-37. Erase Flash Sector Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x09 (ERSSCR)
1	Flash address [23:16] in the flash sector to be erased
2	Flash address [15:8] in the flash sector to be erased
3	Flash address [7:0] <sup>1</sup> in the flash sector to be erased

1. Must be longword aligned (flash address [1:0] = 00).

After clearing CCIF to launch the Erase Flash Sector command, the flash memory module erases the selected program flash sector and then verifies that it is erased. The Erase Flash Sector command aborts if the selected sector is protected (see the description of the FPROT registers). If the erase-verify fails the FSTAT[MGSTAT0] bit is set. The CCIF flag is set after the Erase Flash Sector operation completes. The Erase Flash Sector command is suspendable (see the FCNFG[ERSSUSP] bit and [Figure 20-26](#)).

**Table 20-38. Erase Flash Sector Command Error Handling**

Error Condition	Error Bit
Command not available in current mode/security	FSTAT[ACCERR]
An invalid Flash address is supplied	FSTAT[ACCERR]
Flash address is not longword aligned	FSTAT[ACCERR]
The selected program flash sector is protected	FSTAT[FPVIOL]
Any errors have been encountered during the verify operation <sup>1</sup>	FSTAT[MGSTAT0]

1. User margin read may be run using the Read 1s Section command to verify all bits are erased.

#### 20.4.10.5.1 Suspending an Erase Flash Sector Operation

To suspend an Erase Flash Sector operation set the FCNFG[ERSSUSP] bit (see [Flash Configuration Field Description](#)) when CCIF is clear and the CCOB command field holds the code for the Erase Flash Sector command. During the Erase Flash Sector operation (see [Erase Flash Sector Command](#)), the flash memory module samples the state of the ERSSUSP bit at convenient points. If the flash memory module detects that the

ERSSUSP bit is set, the Erase Flash Sector operation is suspended and the flash memory module sets CCIF. While ERSSUSP is set, all writes to flash registers are ignored except for writes to the FSTAT and FCNFG registers.

If an Erase Flash Sector operation effectively completes before the flash memory module detects that a suspend request has been made, the flash memory module clears the ERSSUSP bit prior to setting CCIF. When an Erase Flash Sector operation has been successfully suspended, the flash memory module sets CCIF and leaves the ERSSUSP bit set. While CCIF is set, the ERSSUSP bit can only be cleared to prevent the withdrawal of a suspend request before the flash memory module has acknowledged it.

#### **20.4.10.5.2 Resuming a Suspended Erase Flash Sector Operation**

If the ERSSUSP bit is still set when CCIF is cleared to launch the next command, the previous Erase Flash Sector operation resumes. The flash memory module acknowledges the request to resume a suspended operation by clearing the ERSSUSP bit. A new suspend request can then be made by setting ERSSUSP. A single Erase Flash Sector operation can be suspended and resumed multiple times.

There is a minimum elapsed time limit between the request to resume the Erase Flash Sector operation (CCIF is cleared) and the request to suspend the operation again (ERSSUSP is set). This minimum time period is required to ensure that the Erase Flash Sector operation will eventually complete. If the minimum period is continually violated, i.e. the suspend requests come repeatedly and too quickly, no forward progress is made by the Erase Flash Sector algorithm. The resume/suspend sequence runs indefinitely without completing the erase.


#### **20.4.10.5.3 Aborting a Suspended Erase Flash Sector Operation**

The user may choose to abort a suspended Erase Flash Sector operation by clearing the ERSSUSP bit prior to clearing CCIF for the next command launch. When a suspended operation is aborted, the flash memory module starts the new command using the new FCCOB contents.

#### **Note**

Aborting the erase leaves the bitcells in an indeterminate, partially-erased state. Data in this sector is not reliable until a new erase command fully completes.

The following figure shows how to suspend and resume the Erase Flash Sector operation.



**Figure 20-26. Suspend and Resume of Erase Flash Sector Operation**



### 20.4.10.6 Read 1s All Blocks Command

The Read 1s All Blocks command checks if the program flash blocks have been erased to the specified read margin level, if applicable, and releases security if the readout passes, i.e. all data reads as '1'.

**Table 20-39. Read 1s All Blocks Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x40 (RD1ALL)
1	Read-1 Margin Choice

After clearing CCIF to launch the Read 1s All Blocks command, the flash memory module :

- sets the read margin for 1s according to [Table 20-40](#),
- checks the contents of the program flash are in the erased state.

If the flash memory module confirms that these memory resources are erased, security is released by setting the FSEC[SEC] field to the unsecure state. The security byte in the flash configuration field (see [Flash Configuration Field Description](#)) remains unaffected by the Read 1s All Blocks command. If the read fails, i.e. all memory resources are not in the fully erased state, the FSTAT[MGSTAT0] bit is set.

The CCIF flag sets after the Read 1s All Blocks operation has completed.

**Table 20-40. Margin Level Choices for Read 1s All Blocks**

Read Margin Choice	Margin Level Description
0x00	Use the 'normal' read level for 1s
0x01	Apply the 'User' margin to the normal read-1 level
0x02	Apply the 'Factory' margin to the normal read-1 level

**Table 20-41. Read 1s All Blocks Command Error Handling**

Error Condition	Error Bit
An invalid margin choice is specified	FSTAT[ACCERR]
Read-1s fails	FSTAT[MGSTAT0]

### 20.4.10.7 Read Once Command

The Read Once command provides read access to a reserved 64-byte field located in the program flash 0 IFR (see [Program Flash IFR Map](#) and [Program Once Field](#)). Access to the Program Once field is via 16 records, each 4 bytes long. The Program Once field is programmed using the Program Once command described in [Program Once Command](#).

**Table 20-42. Read Once Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x41 (RDONCE)
1	Program Once record index (0x00 - 0x0F)
2	Not used
3	Not used
Returned Values	
4	Program Once byte 0 value
5	Program Once byte 1 value
6	Program Once byte 2 value
7	Program Once byte 3 value

After clearing CCIF to launch the Read Once command, a 4-byte Program Once record is read from the program flash IFR and stored in the FCCOB register. The CCIF flag is set after the Read Once operation completes. Valid record index values for the Read Once command range from 0x00 to 0x0F. During execution of the Read Once command, any attempt to read addresses within the program flash block containing this 64-byte field returns invalid data. The Read Once command can be executed any number of times.

**Table 20-43. Read Once Command Error Handling**

Error Condition	Error Bit
Command not available in current mode/security	FSTAT[ACCERR]
An invalid record index is supplied	FSTAT[ACCERR]

### 20.4.10.8 Program Once Command

The Program Once command enables programming to a reserved 64-byte field in the program flash 0 IFR (see [Program Flash IFR Map](#) and [Program Once Field](#)). Access to the Program Once field is via 16 records, each 4 bytes long. The Program Once field can be read using the Read Once command (see [Read Once Command](#)) or using the Read Resource command (see [Read Resource Command](#)). Each Program Once record can be programmed only once since the program flash 0 IFR cannot be erased.

**Table 20-44. Program Once Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x43 (PGMONCE)
1	Program Once record index (0x00 - 0x0F)
2	Not Used
3	Not Used
4	Program Once byte 0 value
5	Program Once byte 1 value
6	Program Once byte 2 value
7	Program Once byte 3 value

After clearing CCIF to launch the Program Once command, the flash memory module first verifies that the selected record is erased. If erased, then the selected record is programmed using the values provided. The Program Once command also verifies that the programmed values read back correctly. The CCIF flag is set after the Program Once operation has completed.

The reserved program flash 0 IFR location accessed by the Program Once command cannot be erased and any attempt to program one of these records when the existing value is not Fs (erased) is not allowed. Valid record index values for the Program Once command range from 0x00 to 0x0F. During execution of the Program Once command, any attempt to read addresses within the program flash block containing this 64-byte field returns invalid data.

**Table 20-45. Program Once Command Error Handling**

Error Condition	Error Bit
Command not available in current mode/security	FSTAT[ACCERR]
An invalid record index is supplied	FSTAT[ACCERR]
The requested record has already been programmed to a non-FFFF value <sup>1</sup>	FSTAT[ACCERR]
Any errors have been encountered during the verify operation	FSTAT[MGSTAT0]

1. If a Program Once record is initially programmed to 0xFFFF\_FFFF, the Program Once command is allowed to execute again on that same record.

### 20.4.10.9 Erase All Blocks Command

The Erase All Blocks operation erases all flash memory, verifies all memory contents, and releases MCU security.

**Table 20-46. Erase All Blocks Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]
0	0x44 (ERSALL)

After clearing CCIF to launch the Erase All Blocks command, the flash memory module erases all program flash memory, then verifies that all are erased.

If the flash memory module verifies that all flash memories were properly erased, security is released by setting the FSEC[SEC] field to the unsecure state. The Erase All Blocks command aborts if any flash region is protected. The security byte and all other contents of the flash configuration field (see [Flash Configuration Field Description](#)) are erased by the Erase All Blocks command. If the erase-verify fails, the FSTAT[MGSTAT0] bit is set. The CCIF flag is set after the Erase All Blocks operation completes.

**Table 20-47. Erase All Blocks Command Error Handling**

Error Condition	Error Bit
Command not available in current mode/security	FSTAT[ACCERR]
Any region of the program flash memory is protected	FSTAT[FPVIOL]
Any errors have been encountered during the verify operation <sup>1</sup>	FSTAT[MGSTAT0]

1. User margin read may be run using the Read 1s All Blocks command to verify all bits are erased.

### 20.4.10.9.1 Triggering an Erase All External to the Flash Memory Module

The functionality of the Erase All Blocks Erase All Blocks Unsecure command is also available in an uncommanded fashion outside of the flash memory. Refer to the device's Chip Configuration details for information on this functionality.

Before invoking the external erase all function, the FSTAT[ACCERR and PVIOL] flags must be cleared and the FCCOB0 register must not contain 0x44. When invoked, the erase-all function erases all program flash memory regardless of the protection settings. If the post-erase verify passes, the routine then releases security by setting the FSEC[SEC] field register to the unsecure state. The security byte in the Flash Configuration Field is also programmed to the unsecure state. The status of the erase-all request is reflected in the FCNFG[ERSAREQ] bit. The FCNFG[ERSAREQ] bit is cleared once the operation completes and the normal FSTAT error reporting is available as described in [Erase All Blocks Command](#).

### 20.4.10.10 Verify Backdoor Access Key Command

The Verify Backdoor Access Key command only executes if the mode and security conditions are satisfied (see [Flash Commands by Mode](#)). Execution of the Verify Backdoor Access Key command is further qualified by the FSEC[KEYEN] bits. The Verify Backdoor Access Key command releases security if user-supplied keys in the FCCOB match those stored in the Backdoor Comparison Key bytes of the Flash Configuration Field (see [Flash Configuration Field Description](#)). The column labelled Flash Configuration Field offset address shows the location of the matching byte in the Flash Configuration Field.

**Table 20-48. Verify Backdoor Access Key Command FCCOB Requirements**

FCCOB Number	FCCOB Contents [7:0]	Flash Configuration Field Offset Address
0	0x45 (VFYKEY)	
1-3	Not Used	
4	Key Byte 0	0x0_0000
5	Key Byte 1	0x0_0001
6	Key Byte 2	0x0_0002
7	Key Byte 3	0x0_0003
8	Key Byte 4	0x0_0004
9	Key Byte 5	0x0_0005
A	Key Byte 6	0x0_0006
B	Key Byte 7	0x0_0007

After clearing CCIF to launch the Verify Backdoor Access Key command, the flash memory module checks the FSEC[KEYEN] bits to verify that this command is enabled. If not enabled, the flash memory module sets the FSTAT[ACCERR] bit and terminates. If the command is enabled, the flash memory module compares the key provided in FCCOB to the backdoor comparison key in the Flash Configuration Field. If the backdoor keys match, the FSEC[SEC] field is changed to the unsecure state and security is released. If the backdoor keys do not match, security is not released and all future attempts to execute the Verify Backdoor Access Key command are immediately aborted and the FSTAT[ACCERR] bit is (again) set to 1 until a reset of the flash memory module occurs. If the entire 8-byte key is all zeros or all ones, the Verify Backdoor Access Key command fails with an access error. The CCIF flag is set after the Verify Backdoor Access Key operation completes.

**Table 20-49. Verify Backdoor Access Key Command Error Handling**

Error Condition	Error Bit
The supplied key is all-0s or all-Fs	FSTAT[ACCERR]
An incorrect backdoor key is supplied	FSTAT[ACCERR]

*Table continues on the next page...*

**Table 20-49. Verify Backdoor Access Key Command Error Handling (continued)**

Error Condition	Error Bit
Backdoor key access has not been enabled (see the description of the FSEC register)	FSTAT[ACCERR]
This command is launched and the backdoor key has mismatched since the last power down reset	FSTAT[ACCERR]

## 20.4.11 Security

The flash memory module provides security information to the MCU based on contents of the FSEC security register.

The MCU then limits access to flash memory resources as defined in the device's Chip Configuration details. During reset, the flash memory module initializes the FSEC register using data read from the security byte of the Flash Configuration Field (see [Flash Configuration Field Description](#)).

The following fields are available in the FSEC register. The settings are described in the [Flash Security Register \(FTFA\\_FSEC\)](#) details.

Flash security features are discussed further in [AN4507: Using the Kinetis Security and Flash Protection Features](#) . Note that not all features described in the application note are available on this device.

**Table 20-50. FSEC register fields**

FSEC field	Description
KEYEN	Backdoor Key Access
MEEN	Mass Erase Capability
FSLACC	Freescale Factory Access
SEC	MCU security

### 20.4.11.1 Flash Memory Access by Mode and Security

The following table summarizes how access to the flash memory module is affected by security and operating mode.

**Table 20-51. Flash Memory Access Summary**

Operating Mode	Chip Security State	
	Unsecure	Secure
NVM Normal	Full command set	
NVM Special	Full command set	Only the Erase All Blocks Erase All Blocks Unsecure and Read 1s All Blocks commands.

### 20.4.11.2 Changing the Security State

The security state out of reset can be permanently changed by programming the security byte of the flash configuration field. This assumes that you are starting from a mode where the necessary program flash erase and program commands are available and that the region of the program flash containing the flash configuration field is unprotected. If the flash security byte is successfully programmed, its new value takes affect after the next chip reset.

#### 20.4.11.2.1 Unsecuring the Chip Using Backdoor Key Access

The chip can be unsecured by using the backdoor key access feature, which requires knowledge of the contents of the 8-byte backdoor key value stored in the Flash Configuration Field (see [Flash Configuration Field Description](#)). If the FSEC[KEYEN] bits are in the enabled state, the Verify Backdoor Access Key command (see [Verify Backdoor Access Key Command](#)) can be run; it allows the user to present prospective keys for comparison to the stored keys. If the keys match, the FSEC[SEC] bits are changed to unsecure the chip. The entire 8-byte key cannot be all 0s or all 1s; that is, 0000\_0000\_0000\_0000h and FFFF\_FFFF\_FFFF\_FFFFh are not accepted by the Verify Backdoor Access Key command as valid comparison values. While the Verify Backdoor Access Key command is active, program flash memory is not available for read access and returns invalid data.

The user code stored in the program flash memory must have a method of receiving the backdoor keys from an external stimulus. This external stimulus would typically be through one of the on-chip serial ports.

If the KEYEN bits are in the enabled state, the chip can be unsecured by the following backdoor key access sequence:

1. Follow the command sequence for the Verify Backdoor Access Key command as explained in [Verify Backdoor Access Key Command](#)



2. If the Verify Backdoor Access Key command is successful, the chip is unsecured and the FSEC[SEC] bits are forced to the unsecure state

An illegal key provided to the Verify Backdoor Access Key command prohibits further use of the Verify Backdoor Access Key command. A reset of the chip is the only method to re-enable the Verify Backdoor Access Key command when a comparison fails.

After the backdoor keys have been correctly matched, the chip is unsecured by changing the FSEC[SEC] bits. A successful execution of the Verify Backdoor Access Key command changes the security in the FSEC register only. It does not alter the security byte or the keys stored in the Flash Configuration Field ([Flash Configuration Field Description](#)). After the next reset of the chip, the security state of the flash memory module reverts back to the flash security byte in the Flash Configuration Field. The Verify Backdoor Access Key command sequence has no effect on the program and erase protections defined in the program flash protection registers.

If the backdoor keys successfully match, the unsecured chip has full control of the contents of the Flash Configuration Field. The chip may erase the sector containing the Flash Configuration Field and reprogram the flash security byte to the unsecure state and change the backdoor keys to any desired value.

## 20.4.12 Reset Sequence

On each system reset the flash memory module executes a sequence which establishes initial values for the flash block configuration parameters, FPROT, FOPT, and FSEC registers.

FSTAT[CCIF] is cleared throughout the reset sequence. The flash memory module holds off CPU access during the reset sequence. Flash reads are possible when the hold is removed. Completion of the reset sequence is marked by setting CCIF which enables flash user commands.

If a reset occurs while any flash command is in progress, that command is immediately aborted. The state of the word being programmed or the sector/block being erased is not guaranteed. Commands and operations do not automatically resume after exiting reset.



# Chapter 21

## Windowed Computer Operating Properly (WCOP) Watchdog

### 21.1 Introduction

The computer operating properly (COP) module is used to help software recover from runaway code. The COP is a free-running down counter that, once enabled, is designed to generate a reset upon reaching zero. Software must periodically service the COP in order to reload the counter and prevent a reset.


#### 21.1.1 Features

The COP module includes these distinctive features:

- Programmable prescaler
- Programmable timeout period =  $(\text{cop\_prescaler} * (\text{TIMEOUT} + 1))$  clock cycles, where TIMEOUT can be from 0x0000 to 0xFFFF
- Programmable interrupt timing that can occur for any count less than the TIMEOUT value
- Programmable window timing to ensure that servicing doesn't occur too soon
- Programmable wait and stop operation
- COP timer is disabled while the DSC is in debug mode
- Causes loss of reference reset 128 cycles after loss of reference clock to the PLL is detected
- Choice of clock sources for counter
- Integrated low speed oscillator

## 21.1.2 Block Diagram

The block diagram of the COP module follows.



**Figure 21-1. COP Module Block Diagram with Low Speed Clock**

## 21.2 Memory Map and Registers

### COP memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E320	COP Control Register (COP_CTRL)	16	R/W	0302h	<a href="#">21.2.1/399</a>
E321	COP Timeout Register (COP_TOUT)	16	R/W	FFFFh	<a href="#">21.2.2/401</a>
E322	COP Counter Register (COP_CNTR)	16	R/W	FFFFh	<a href="#">21.2.3/402</a>
E323	COP Interrupt Value Register (COP_INTVAL)	16	R/W	00FFh	<a href="#">21.2.4/402</a>
E324	COP Window Timeout Register (COP_WINDOW)	16	R/W	FFFFh	<a href="#">21.2.5/403</a>

### 21.2.1 COP Control Register (COP\_CTRL)

Address: E320h base + 0h offset = E320h

Bit	15	14	13	12	11	10	9	8
Read	0						PSS	
Write								
Reset	0	0	0	0	0	0	1	1
Bit	7	6	5	4	3	2	1	0
Read	INTEN	CLKSEL		CLOREN	CSEN	CWEN	CEN	CWP
Write								
Reset	0	0	0	0	0	0	1	0

#### COP\_CTRL field descriptions

Field	Description
15–10 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
9–8 PSS	<p>Prescaler Select</p> <p>This two bit field determines the value of the clock divider (prescaler). You may divide the source clock by 1, 16, 256, or 1024. Generally, you use a lower prescaler value for lower frequency clock sources, but any combination of PSS and timeout may be used as long as they yield the desired timeout value.</p> <p><b>Restriction:</b> This field can be changed only when CWP is set to zero.</p> <p>00 No division 01 Divide by 16 10 Divide by 256 11 Divide by 1024</p>
7 INTEN	<p>Interrupt Enable</p> <p>This bit is used to enable an interrupt when the counter value reaches the value of the INTVAL register. Clear the interrupt by servicing the counter, disabling the COP, or clearing this bit.</p>

*Table continues on the next page...*

### COP\_CTRL field descriptions (continued)

Field	Description
	<p><b>Restriction:</b> This field can be changed only when CWP is set to zero.</p> <p>0 COP interrupt is disabled. (default)            1 COP interrupt is enabled.</p>
6–5 CLKSEL	<p>Clock Source Select</p> <p>This bitfield selects the clock source for the COP counter. Some safety applications require the watchdog counter to use a clock source different than the system clock.</p> <p><b>Restriction:</b> This field can be changed only when CWP is set to zero. It also should be changed only when CEN is clear.</p> <p>00 Relaxation oscillator output (ROSC) is used to clock the counter (default)            01 Crystal oscillator output (COSC) is used to clock the counter            10 IP bus clock is used to clock the counter</p> <p><b>Restriction:</b> Do not select the IP bus clock to clock the counter if the application requires the COP to wake the device from stop mode.</p> <p>11 Low speed oscillator is used to clock the counter</p>
4 CLOREN	<p>COP Loss of Reference Enable</p> <p>This bit enables the operation of the COP loss of reference counter.</p> <p><b>Restriction:</b> This bit can be changed only when CWP is set to zero.</p> <p>0 COP loss of reference counter is disabled. (default)            1 COP loss of reference counter is enabled.</p>
3 CSEN	<p>COP Stop Mode Enable</p> <p>This bit controls the operation of the COP counter in stop mode.</p> <p><b>Restriction:</b> This bit can be changed only when CWP is set to zero.</p> <p>0 COP counter stops in stop mode. (default)            1 COP counter runs in stop mode if CEN is set to one.</p>
2 CWEN	<p>COP Wait Mode Enable</p> <p>This bit controls the operation of the COP counter in wait mode.</p> <p><b>Restriction:</b> This bit can be changed only when CWP is set to zero.</p> <p>0 COP counter stops in wait mode. (default)            1 COP counter runs in wait mode if CEN is set to one.</p>
1 CEN	<p>COP Enable</p> <p>This bit controls the operation of the COP counter. This bit always reads as zero when the chip is in debug mode.</p> <p><b>Restriction:</b> This bit can be changed only when CWP is set to zero.</p> <p>0 COP counter is disabled.            1 COP counter is enabled. (default)</p>
0 CWP	<p>COP Write Protect</p>

Table continues on the next page...

### COP\_CTRL field descriptions (continued)

Field	Description
	This bit controls the write protection feature of the COP control (CTRL) register, the COP interrupt value (INTVAL) register, the COP window (WINDOW) register and the COP timeout (TOUT) register. Once set, this bit can be cleared only by resetting the module.
0	The CTRL, INTVAL, WINDOW and TOUT registers are readable and writable. (default)
1	The CTRL, INTVAL, WINDOW and TOUT registers are read-only.

### 21.2.2 COP Timeout Register (COP\_TOUT)

The value in this register determines the timeout period of the COP counter.

Considerations about setting the timeout value follow:

1. TIMEOUT should be written before the COP is enabled. Changing TIMEOUT while the COP is enabled results in a timeout period that differs from the expected value.
2. After the COP has been enabled:
  - The recommended procedure for changing TIMEOUT is to disable the COP, write to TOUT, and then re-enable the COP. This procedure ensures that the new TIMEOUT is loaded into the counter.
  - Alternatively, the CPU can write to TOUT and then write the proper patterns to CNTR to cause the counter to reload with the new TIMEOUT value.
3. A minimum time difference is required between the TIMEOUT value and the value of INTVAL[INTERRUPT\_VALUE]. When the bus clock is the source for the COP counter, a typical minimum time difference is 40 cycles.

Address: E320h base + 1h offset = E321h


Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	TIMEOUT															
Write																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

### COP\_TOUT field descriptions

Field	Description
15–0 TIMEOUT	<p>COP Timeout Period</p> <p>The value in this register determines the timeout period of the COP counter.</p> <p><b>Restriction:</b> These bits can be changed only when CWP is set to zero.</p>

### 21.2.3 COP Counter Register (COP\_CNTR)

Address: E320h base + 2h offset = E322h




#### COP\_CNTR field descriptions

Field	Description
15–0 COUNT_SERVICE	<p>COP Count/Service</p> <p>COP Count: When this register is read, its value is the current value of the COP counter as it counts down from the timeout value to zero. A reset is issued when this count reaches zero or when the counter is serviced when the count is greater than the WINDOW value.</p> <p>COP Service: Write to this register to service the counter. When enabled, the COP requires that a service sequence be performed periodically to clear the COP counter and prevent a reset from being issued.</p> <ul style="list-style-type: none"> <li>• This routine consists of writing 0x5555 to CNTR followed by writing 0xAAAA before the timeout period expires.</li> <li>• These writes to CNTR must be performed in the correct order, but any number of other instructions (and writes to other registers) may be executed between the two writes.</li> </ul>

### 21.2.4 COP Interrupt Value Register (COP\_INTVAL)

Address: E320h base + 3h offset = E323h



#### COP\_INTVAL field descriptions

Field	Description
15–0 INTERRUPT_VALUE	<p>COP Interrupt Value</p> <p>When the count value is equal to this interrupt value, an interrupt is generated if it is enabled via the CTRL[INTEN] bit. The interrupt can be cleared by performing the service routine to the counter, by disabling the COP (setting the CTRL[CEN] bit to 0), or by clearing the interrupt enable (setting the CTRL[INTEN] bit to 0).</p> <p><b>Restriction:</b> Do not change this field's value while the counter is enabled.</p> <p><b>Restriction:</b> These bits can be changed only when the CTRL[CWP] bit is 0.</p>

## 21.2.5 COP Window Timeout Register (COP\_WINDOW)

Address: E320h base + 4h offset = E324h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	WINDOW_VALUE															
Write	WINDOW_VALUE															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

### COP\_WINDOW field descriptions

Field	Description
15-0 WINDOW_VALUE	<p>COP Window Timeout Value</p> <p>This register specifies an upper bound on the CNTR value that must be crossed prior to the CNTR being serviced. If CNTR is above this value when a service occurs, then a COP window reset is generated. If the CNTR value is less than or equal to this value at the time of the service, then the service is allowed to occur normally.</p> <p>This function can be used to ensure that the software not only services the CNTR within a certain time period, but also not until a minimum period has passed. This further verifies that the code is executing properly and not just looping on the service routine.</p> <p>Leaving this register at its default value of 0xFFFF effectively disables the window function since the CNTR value will always be equal to or less than the WINDOW value.</p> <p><b>Restriction:</b> Do not change this field's value while the counter is enabled.</p> <p><b>Restriction:</b> These bits can be changed only when the CTRL[CWP] bit is 0.</p>

## 21.3 Functional Description

When the COP is enabled, each positive edge of the prescaled clock (COSC, ROSC, low speed oscillator, or IP Bus clock) causes the counter to decrement by one. If the count reaches a value equal to the INTVAL register, then an interrupt may be issued. If the count reaches a value of 0x0000, then the device is reset. For the DSC core to show that it is operating properly, it must perform a service routine before the count reaches 0x0000 but after the count reaches the WINDOW value. The service routine consists of writing 0x5555 followed by 0xAAAA to the CNTR register. This service routine also clears the interrupt.

### 21.3.1 COP after Reset

CEN is set out of reset. Thus the counter is enabled by default. In addition, the TOUT register is set to its maximum value of 0xFFFF and PRESCALER is set to 1024 (CTRL[PSS]=11) during reset so the counter is loaded with a maximum timeout period when reset is released.

If the IP bus clock to the COP is not enabled by default after reset, then allow 2 clock cycles to occur after enabling it before performing a write access to the COP.

### 21.3.2 Wait Mode Operation

If wait mode is entered with both CEN and CWEN set to 1, then the COP counter continues to count down. In that case, a COP reset is issued to wake the device after the counter reaches zero. A COP interrupt may wake the device prior to the counter reaching zero if the interrupt is properly programmed and enabled. If either CEN or CWEN is cleared to 0 when wait mode is entered, then the counter is disabled and reloads using the value in the TOUT register.

### 21.3.3 Stop Mode Operation

If stop mode is entered with both CEN and CSEN set to 1, then the COP counter continues to count down. In that case, a COP reset is issued to wake the device after the counter reaches zero. A COP interrupt may wake the device prior to the counter reaching zero if the interrupt is properly programmed and enabled. If either CEN or CSEN is cleared to 0 when stop mode is entered, then the counter is disabled and reloads using the value in the TOUT register.

### 21.3.4 Debug Mode Operation

The COP counter is not allowed to count when the device is in debug mode. In addition, the CEN bit in the CTRL register always reads as zero when the device is in debug. The actual value of CEN is unaffected by debug, however, and resumes its previously set value upon exiting debug.

### 21.3.5 Loss of Reference Operation

When the OCCS signals the COP that a loss of the reference clock has occurred and the CLOREN bit is set, then the COP starts a 7-bit counter that runs off of the IP bus clock (which continues to be produced by the PLL for at least 1000 cycles upon losing its reference). The counter continues to count even if the loss of reference clock condition goes away. When this counter reaches 0x7F, it causes a loss of reference reset that resets the entire device. If the software has safely shut down the device and does not want a full



reset, then the loss of reference timeout count can be delayed by servicing the COP counter in the standard manner of writing 0x5555 followed by 0xAAAA or stopped by setting CLOREN to zero.

## 21.4 Resets

Any system reset forces all registers to their reset state and clears the COP\_RST\_B, COP\_WNDW\_RST\_B, or LOR\_RST\_B signals if they are asserted. The counter is loaded with its maximum value of 0xFFFF, the prescaler is set to 1024, and the counter restarts when reset is released because CEN is enabled by default.

## 21.5 Clocks

The COP timer base is the COSC, ROSC, low speed oscillator, or IP Bus clock divided by the prescaler value (1 - 1024).

## 21.6 Interrupts

The COP module generates a single interrupt that occurs when the counter matches the value of the INTVAL register. Enabling this interrupt is controlled by CTRL[INTEN].

The COP module generates the chip-wide COP reset signal when the counter reaches a value of 0x0000. The COP module generates the chip-wide COP window reset (COP\_WNDW\_RST\_B) signal when a servicing routine occurs prior to the counter reaching the WINDOW value. It can also generate a chip-wide reset signal 128 IP Bus cycles after the loss of the reference clock is detected.

### NOTE

The chip reset vector base address is located at P:00h. The COP reset vector base address is located at P:02h. For more details, refer to the interrupt vector table.



## Chapter 22

# External Watchdog Monitor (EWM)

### 22.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances, see the chip configuration information.

The watchdog is generally used to monitor the flow and execution of embedded software within an MCU. The watchdog consists of a counter that if allowed to overflow, forces an internal reset (asynchronous) to all on-chip peripherals and optionally assert the  $\overline{\text{RESET}}$  pin to reset external devices/circuits. The overflow of the watchdog counter must not occur if the software code works well and services the watchdog to re-start the actual counter.

For safety, a redundant watchdog system, External Watchdog Monitor (EWM), is designed to monitor external circuits, as well as the MCU software flow. This provides a back-up mechanism to the internal watchdog that resets the MCU's CPU and peripherals.

The EWM differs from the internal watchdog in that it does not reset the MCU's CPU and peripherals. The EWM if allowed to time-out, provides an independent  $\overline{\text{EWM\_out}}$  pin that when asserted resets or places an external circuit into a safe mode. The CPU resets the EWM counter that is logically ANDed with an external digital input pin. This pin allows an external circuit to influence the  $\overline{\text{reset\_out}}$  signal.

#### 22.1.1 Features

Features of EWM module include:

- Independent LPO clock source
- Programmable time-out period specified in terms of number of EWM LPO clock cycles.

- Windowed refresh option
  - Provides robust check that program flow is faster than expected.
  - Programmable window.
  - Refresh outside window leads to assertion of  $\overline{\text{EWM\_out}}$ .
- Robust refresh mechanism
  - Write values of 0xB4 and 0x2C to EWM Refresh Register within 15 (*EWM\_service\_time*) peripheral bus clock cycles.
- One output port,  $\overline{\text{EWM\_out}}$ , when asserted is used to reset or place the external circuit into safe mode.
- One Input port, *EWM\_in*, allows an external circuit to control the  $\overline{\text{EWM\_out}}$  signal.

## 22.1.2 Modes of Operation

This section describes the module's operating modes.

### 22.1.2.1 Stop Mode

When the EWM is in stop mode, the CPU services to the EWM cannot occur. On entry to stop mode, the EWM's counter freezes.

There are two possible ways to exit from Stop mode:

- On exit from stop mode through a reset, the EWM remains disabled.
- On exit from stop mode by an interrupt, the EWM is re-enabled, and the counter continues to be clocked from the same value prior to entry to stop mode.

Note the following if the EWM enters the stop mode during CPU service mechanism: At the exit from stop mode by an interrupt, refresh mechanism state machine starts from the previous state which means, if first service command is written correctly and EWM enters the stop mode immediately, the next command has to be written within the next 15 (*EWM\_service\_time*) peripheral bus clocks after exiting from stop mode. User must mask all interrupts prior to executing EWM service instructions.

### 22.1.2.2 Wait Mode

The EWM module treats the stop and wait modes as the same. EWM functionality remains the same in both of these modes.


### 22.1.2.3 Debug Mode

Entry to debug mode has no effect on the EWM.

- If the EWM is enabled prior to entry of debug mode, it remains enabled.
- If the EWM is disabled prior to entry of debug mode, it remains disabled.

## 22.1.3 Block Diagram

This figure shows the EWM block diagram.



<sup>1</sup> Compare High > Counter > Compare Low

**Figure 22-1. EWM Block Diagram**

## 22.2 EWM Signal Descriptions

The EWM has two external signals and internal options for the counter clock sources, as shown in the following table.

**Table 22-1. EWM Signal Descriptions**

Signal	Description	I/O
EWM_in	EWM input for safety status of external safety circuits. The polarity of EWM_in is programmable using the EWM_CTRL[ASSIN] bit. The default polarity is active-low.	I
EWM_out	EWM reset out signal	O
lpo_clk[3:0]	Low power clock sources for running counter	I

## 22.3 Memory Map/Register Definition

This section contains the module memory map and registers.

### NOTE

Each 8-bit register occupies bits 0-7 of a 16-bit width. The other 8 bits are read-only and always read 0.

### EWM memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E330	Control Register (EWM_CTRL)	16	R/W	0000h	<a href="#">22.3.1/410</a>
E331	Service Register (EWM_SERV)	16	W (always reads 0)	0000h	<a href="#">22.3.2/412</a>
E332	Compare Low Register (EWM_CMPL)	16	R/W	0000h	<a href="#">22.3.3/412</a>
E333	Compare High Register (EWM_CMPH)	16	R/W	00FFh	<a href="#">22.3.4/413</a>
E334	Clock Control Register (EWM_CLKCTRL)	16	R/W	0000h	<a href="#">22.3.5/413</a>
E335	Clock Prescaler Register (EWM_CLKPRESCALER)	16	R/W	0000h	<a href="#">22.3.6/414</a>

### 22.3.1 Control Register (EWM\_CTRL)

The CTRL register is cleared by any reset.

**NOTE**

INEN, ASSIN and EWMEN bits can be written once after a CPU reset. Modifying these bits more than once, generates a bus transfer error.

Address: E330h base + 0h offset = E330h

Bit	15	14	13	12	11	10	9	8
Read	0							
Write	[Greyed out]							
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	0				INTEN	INEN	ASSIN	EWMEN
Write	[Greyed out]							
Reset	0	0	0	0	0	0	0	0

**EWM\_CTRL field descriptions**

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3 INTEN	Interrupt Enable.  This bit when set and $\overline{\text{EWM\_out}}$ is asserted, an interrupt request is generated. To de-assert interrupt request, user should clear this bit by writing 0.
2 INEN	Input Enable.  This bit when set, enables the EWM_in port.
1 ASSIN	EWM_in's Assertion State Select.  Default assert state of the EWM_in signal is logic zero. Setting ASSIN bit inverts the assert state to a logic one.
0 EWMEN	EWM enable.  This bit when set, enables the EWM module. This resets the EWM counter to zero and deasserts the $\overline{\text{EWM\_out}}$ signal. Clearing EWMEN bit disables the EWM, and therefore it cannot be enabled until a reset occurs, due to the write-once nature of this bit.

### 22.3.2 Service Register (EWM\_SERV)

The SERV register provides the interface from the CPU to the EWM module. It is write-only and reads of this register return zero.

Address: E330h base + 1h offset = E331h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								0							
Write	Write								SERVICE							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### EWM\_SERV field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 SERVICE	The EWM service mechanism requires the CPU to write two values to the SERV register: a first data byte of 0xB4, followed by a second data byte of 0x2C. The EWM service is illegal if either of the following conditions is true. <ul style="list-style-type: none"> <li>The first or second data byte is not written correctly.</li> <li>The second data byte is not written within a fixed number of peripheral bus cycles of the first data byte. This fixed number of cycles is called <i>EWM_service_time</i>.</li> </ul>

### 22.3.3 Compare Low Register (EWM\_CMPL)

The CMPL register is reset to zero after a CPU reset. This provides no minimum time for the CPU to service the EWM counter.

#### NOTE

This register can be written only once after a CPU reset. Writing this register more than once generates a bus transfer error.

Address: E330h base + 2h offset = E332h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								COMPAREL							
Write	Write								COMPAREL							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### EWM\_CMPL field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

Table continues on the next page...



### EWM\_CMPL field descriptions (continued)

Field	Description
7-0 COMPAREL	To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) minimum service time is required.

### 22.3.4 Compare High Register (EWM\_CMPH)

The CMPH register is reset to 0x00FF after a CPU reset. This provides a maximum of 256 clocks time, for the CPU to service the EWM counter.

#### NOTE

This register can be written only once after a CPU reset. Writing this register more than once generates a bus transfer error.

#### NOTE

The valid values for CMPH are up to 0x00FE because the EWM counter never expires when CMPH = 0x00FF. The expiration happens only if EWM counter is greater than CMPH.

Address: E330h base + 3h offset = E333h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								COMPAREH							
Write	0								1							
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

### EWM\_CMPH field descriptions

Field	Description
15-8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7-0 COMPAREH	To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) maximum service time is required.

### 22.3.5 Clock Control Register (EWM\_CLKCTRL)

This CLKCTRL register is reset to 0x00 after a CPU reset.

#### NOTE

This register can be written only once after a CPU reset. Writing this register more than once generates a bus transfer error.

**NOTE**

User should select the required low power clock before enabling the EWM.

Address: E330h base + 4h offset = E334h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								0							
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**EWM\_CLKCTRL field descriptions**

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–2 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
1–0 CLKSEL	EWM has 4 possible low power clock sources for running EWM counter. One of the clock source can be selected by writing into this field. <ul style="list-style-type: none"> <li>• 00 - lpo_clk[0] will be selected for running EWM counter.</li> <li>• 01 - lpo_clk[1] will be selected for running EWM counter.</li> <li>• 10 - lpo_clk[2] will be selected for running EWM counter.</li> <li>• 11 - lpo_clk[3] will be selected for running EWM counter.</li> </ul>

**22.3.6 Clock Prescaler Register (EWM\_CLKPRESCALER)**

This CLKPRESCALER register is reset to 0x00 after a CPU reset.

**NOTE**

This register can be written only once after a CPU reset. Writing this register more than once generates a bus transfer error.

**NOTE**

Write the required prescaler value before enabling the EWM.

**NOTE**

The implementation of this register is chip-specific. See the Chip Configuration details.

Address: E330h base + 5h offset = E335h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								CLK_DIV							
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### EWM\_CLKPRESCALER field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 CLK_DIV	Selected low power source for running the EWM counter can be prescaled as below. <ul style="list-style-type: none"> <li>Prescaled clock frequency = low power clock source frequency / ( 1 + CLK_DIV )</li> </ul>

## 22.4 Functional Description

The following sections describe functional details of the EWM module.

### 22.4.1 The $\overline{\text{EWM\_out}}$ Signal

The  $\overline{\text{EWM\_out}}$  is a digital output signal used to gate an external circuit (application specific) that controls critical safety functions. For example, the  $\overline{\text{EWM\_out}}$  could be connected to the high voltage transistors circuits that control an AC motor in a large appliance.

The  $\overline{\text{EWM\_out}}$  signal remains deasserted when the EWM is being regularly serviced by the CPU within the programmable service window, indicating that the application code is executed as expected.

The  $\overline{\text{EWM\_out}}$  signal is asserted in any of the following conditions:

- Servicing the EWM when the counter value is less than CMPL value.
- If the EWM counter value reaches the CMPH value, and no EWM service has occurred.
- Servicing the EWM when the counter value is more than CMPL and less than CMPH values and EWM\_in signal is asserted.
- If functionality of EWM\_in pin is enabled and EWM\_in pin is asserted while servicing the EWM.
- After any reset (by the virtue of the external pull-down mechanism on the  $\overline{\text{EWM\_out}}$  pin)

On a normal reset, the  $\overline{\text{EWM\_out}}$  is asserted. To deassert the  $\overline{\text{EWM\_out}}$ , set EWMEN bit in the CTRL register to enable the EWM.

### Functional Description

If the  $\overline{\text{EWM\_out}}$  signal shares its pad with a digital I/O pin, on reset this actual pad defers to being an input signal. It takes the  $\overline{\text{EWM\_out}}$  output condition only after you enable the EWM by the EW MEN bit in the CTRL register.

When the  $\overline{\text{EWM\_out}}$  pin is asserted, it can only be deasserted by forcing a MCU reset.

#### Note

$\overline{\text{EWM\_out}}$  pad must be in pull down state when EWM functionality is used and when EWM is under Reset.

## 22.4.2 The EWM\_in Signal

The  $\overline{\text{EWM\_in}}$  is a digital input signal that allows an external circuit to control the  $\overline{\text{EWM\_out}}$  signal. For example, in the application, an external circuit monitors a critical safety function, and if there is fault with this circuit's behavior, it can then actively initiate the  $\overline{\text{EWM\_out}}$  signal that controls the gating circuit.

The  $\overline{\text{EWM\_in}}$  signal is ignored if the EWM is disabled, or if INEN bit of CTRL register is cleared, as after any reset.

On enabling the EWM (setting the CTRL[EW MEN] bit) and enabling  $\overline{\text{EWM\_in}}$  functionality (setting the CTRL[INEN] bit), the  $\overline{\text{EWM\_in}}$  signal must be in the deasserted state prior to the CPU servicing the  $\overline{\text{EWM}}$ . This ensures that the  $\overline{\text{EWM\_out}}$  stays in the deasserted state; otherwise, the  $\overline{\text{EWM\_out}}$  pin is asserted.

#### Note

You must update the CMPH and CMPL registers prior to enabling the EWM. After enabling the EWM, the counter resets to zero, therefore providing a reasonable time after a power-on reset for the external monitoring circuit to stabilize and ensure that the  $\overline{\text{EWM\_in}}$  pin is deasserted.

## 22.4.3 EWM Counter

It is an 8-bit ripple counter fed from a clock source that is independent of the peripheral bus clock source. As the preferred time-out is between 1 ms and 100 ms the actual clock source should be in the kHz range.

The counter is reset to zero, after a CPU reset, or a EWM refresh cycle. The counter value is not accessible to the CPU.

### 22.4.4 EWM Compare Registers

The compare registers CMPL and CMPH are write-once after a CPU reset and cannot be modified until another CPU reset occurs.

The EWM compare registers are used to create a service window, which is used by the CPU to service/refresh the EWM module.

- If the CPU services the EWM when the counter value lies between CMPL value and CMPH value, the counter is reset to zero. This is a legal service operation.
- If the CPU executes a EWM service/refresh action outside the legal service window,  $\overline{\text{EWM\_out}}$  is asserted.

It is illegal to program CMPL and CMPH with same value. In this case, as soon as counter reaches (CMPL + 1),  $\overline{\text{EWM\_out}}$  is asserted.

### 22.4.5 EWM Refresh Mechanism

Other than the initial configuration of the EWM, the CPU can only access the EWM by the EWM Service Register. The CPU must access the EWM service register with correct write of unique data within the windowed time frame as determined by the CMPL and CMPH registers. Therefore, three possible conditions can occur:

**Table 22-9. EWM Refresh Mechanisms**

Condition	Mechanism
A unique EWM service occurs when CMPL < Counter < CMPH.	The software behaves as expected and the counter of the EWM is reset to zero, and $\overline{\text{EWM\_out}}$ pin remains in the deasserted state. <b>Note:</b> EWM_in pin is also assumed to be in the deasserted state.
A unique EWM service occurs when Counter < CMPL	The software services the EWM and therefore resets the counter to zero and asserts the $\overline{\text{EWM\_out}}$ pin (irrespective of the EWM_in pin). The $\overline{\text{EWM\_out}}$ pin is expected to gate critical safety circuits.
Counter value reaches CMPH prior to a unique EWM service	The counter value reaches the CMPH value and no service of the EWM resets the counter to zero and assert the $\overline{\text{EWM\_out}}$ pin (irrespective of the EWM_in pin). The $\overline{\text{EWM\_out}}$ pin is expected to gate critical safety circuits.

Any illegal service on EWM has no effect on  $\overline{\text{EWM\_out}}$ .

## 22.4.6 EWM Interrupt

When  $\overline{\text{EWM\_out}}$  is asserted, an interrupt request is generated to indicate the assertion of the EWM reset out signal. This interrupt is enabled when CTRL[INTEN] is set. Clearing this bit clears the interrupt request but does not affect  $\overline{\text{EWM\_out}}$ . The  $\overline{\text{EWM\_out}}$  signal can be deasserted only by forcing a system reset.

## 22.4.7 Selecting the EWM counter clock

There are four possible low power clock sources for the EWM counter. Select one of the available clock sources by programming CLKCTRL[CLKSEL].

## 22.4.8 Counter clock prescaler

The EWM counter clock source can be prescaled by a clock divider, by programming CLKPRESCALER[CLK\_DIV]. This divided clock is used to run the EWM counter.

### NOTE

The divided clock used to run the EWM counter must be no more than half the frequency of the bus clock.

## Chapter 23

# Cyclic Redundancy Check (CRC)

### 23.1 Introduction

The Cyclic Redundancy Check (CRC) generator module uses the 16-bit CRC-CCITT polynomial,  $x^{16} + x^{12} + x^5 + 1$ , to generate a CRC code for error detection. The 16-bit code is calculated for 8 bits of data at a time and provides a simple check for all accessible memory locations, whether they be in flash memory or RAM.

#### 23.1.1 Features

Features of the CRC module include:

- Hardware CRC generator circuit using 16-bit shift register
- CRC16-CCITT compliancy with  $x^{16} + x^{12} + x^5 + 1$  polynomial
- Error detection for all single, double, odd, and most multi-bit errors
- Programmable initial seed value
- High-speed CRC calculation
- Optional ability to transpose input data and CRC result via transpose register, required on applications where bytes are in LSb (Least Significant bit) format.

#### 23.1.2 Modes of Operation


This section defines the CRC operation in run, wait, and stop modes.

- Run Mode - This is the basic mode of operation.

- Wait Mode - The CRC module is operational.
- Stop Mode - The CRC module is not functional in a stop mode (unless the module is enabled at the device level to function in a stop mode). If the core exits stop mode due to an interrupt, then after recovery the CRC registers maintain the state they had prior to stop mode entry. If the core exits stop mode due to a reset, then after recovery the CRC module is put in its reset state.

### 23.1.3 Block Diagram

The following figure provides a block diagram of the CRC module.



**Figure 23-1. Cyclic Redundancy Check (CRC) Module Block Diagram**

## 23.2 External Signal Description

There are no CRC signals that connect off chip.



## 23.3 Memory Map and Registers

### CRC memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E1C0	CRC_CRCH	16	R/W	0000h	<a href="#">23.3.1/421</a>
E1C1	CRC_CRCL	16	R/W	0000h	<a href="#">23.3.2/421</a>
E1C2	CRC_TRANSPOSE	16	R/W	0000h	<a href="#">23.3.3/422</a>

### 23.3.1 CRC High Register (CRC\_CRCH)

Address: E1C0h base + 0h offset = E1C0h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								CRCH							
Write	0								0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### CRC\_CRCH field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 CRCH	This is the high byte of the 16-bit CRC register. A write to CRCH will load the high byte of the initial 16-bit seed value directly into bits 15-8 of the shift register in the CRC generator. The CRC generator will then expect the low byte of the seed value to be written to CRCL and loaded directly into bits 7-0 of the shift register. Once both seed bytes written to CRCH:CRCL have been loaded into the CRC generator, and a byte of data has been written to CRCL, the shift register will begin shifting. A read of CRCH will read bits 15-8 of the current CRC calculation result directly out of the shift register in the CRC generator.

### 23.3.2 CRC Low Register (CRC\_CRCL)

Address: E1C0h base + 1h offset = E1C1h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								CRCL							
Write	0								0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### CRC\_CRCL field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 CRCL	This is the low byte of the 16-bit CRC register. Normally, a write to CRCL will cause the CRC generator to begin clocking through the 16-bit CRC generator. As a special case, if a write to CRCH has occurred previously, a subsequent write to CRCL will load the value in the register as the low byte of a 16-bit seed value directly into bits 7-0 of the shift register in the CRC generator. A read of CRCL will read bits 7-0 of the current CRC calculation result directly out of the shift register in the CRC generator.

### 23.3.3 CRC Transpose Register (CRC\_TRANSPOSE)

Address: E1C0h base + 2h offset = E1C2h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								TRANSPOSE							
Write	0								0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### CRC\_TRANSPOSE field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 TRANSPOSE	This register is used to transpose data, converting from LSb to MSb (or vice-versa). The byte to be transposed should be first written to TRANSPOSE and then subsequent reads from TRANSPOSE will return the transposed value of the last written byte (bit 7 becomes bit 0, bit 6 becomes bit 1, and so forth).

## 23.4 Functional Description

To enable the CRC function, a write to the CRCH register will trigger the first half of the seed mechanism which will place the CRCH value directly into bits 15-8 of the CRC generator shift register. The CRC generator will then expect a write to CRCL to complete the seed mechanism.

As soon as the CRCL register is written to, its value will be loaded directly into bits 7-0 of the shift register, and the second half of the seed mechanism will be complete. This value in CRCH:CRCL will be the initial seed value in the CRC generator.

Now the first byte of the data on which the CRC calculation will be applied should be written to CRCL. This write after the completion of the seed mechanism will trigger the CRC module to begin the CRC checking process. The CRC generator will shift the bits in the CRCL register (MSB first) into the shift register of the generator. One Bus cycle after writing to CRCL all 8 bits have been shifted into the CRC generator, and then the result

of the shifting, or the value currently in the shift register, can be read directly from CRCH:CRCL, and the next data byte to include in the CRC calculation can be written to the CRCL register.

This next byte will then also be shifted through the CRC generator's 16-bit shift register, and after the shifting has been completed, the result of this second calculation can be read directly from CRCH:CRCL.

After each byte has finished shifting, a new CRC result will appear in CRCH:CRCL, and an additional byte may be written to the CRCL register to be included within the CRC16-CCITT calculation. A new CRC result will appear in CRCH:CRCL each time 8-bits have been shifted into the shift register.

To start a new CRC calculation, write to CRCH, and the seed mechanism for a new CRC calculation will begin again.

### 23.4.1 ITU-T (CCITT) Recommendations and Expected CRC Results

The CRC polynomial  $0x1021 (x^{16} + x^{12} + x^5 + 1)$  is popularly known as *CRC-CCITT* since it was initially proposed by the ITU-T (formerly CCITT) committee.

Although the ITU-T recommendations are very clear about the polynomial to be used,  $0x1021$ , they accept variations in the way the polynomial is implemented:

- ITU-T V.41 implements the same circuit shown in the block diagram, but it recommends a SEED =  $0x0000$ .
- ITU-T T.30 and ITU-T X.25 implement the same circuit shown in the block diagram, but they recommend the final CRC result to be negated (one-complement operation). Also, they recommend a SEED =  $0xFFFF$ .

Moreover, it is common to find circuits in literature slightly different from the one suggested by the recommendations above, but also known as CRC-CCITT circuits (many variations require the message to be augmented with zeros).

The circuit implemented in the CRC module is exactly the one suggested by the ITU-T V.41 recommendation, with an added flexibility of a programmable SEED. As in ITU-T V.41, no augmentation is needed and the CRC result is not negated. The following table shows some expected results that can be used as a reference. Notice that these are ASCII string messages. For example, message "123456789" is encoded with bytes  $0x31$  to  $0x39$  (see ASCII table).

**Table 23-5. Expected CRC results**

ASCII String Message	SEED (initial CRC value)	CRC result
"A"	0x0000	<b>0x58e5</b>
"A"	0xffff	<b>0xb915</b>
"A"	0x1d0f <sup>1</sup>	<b>0x9479</b>
"123456789"	0x0000	<b>0x31c3</b>
"123456789"	0xffff	<b>0x29b1</b>
"123456789"	0x1d0f <sup>1</sup>	<b>0xe5cc</b>
A string of 256 upper case "A" characters with no line breaks	0x0000	<b>0xabe3</b>
A string of 256 upper case "A" characters with no line breaks	0xffff	<b>0xea0b</b>
A string of 256 upper case "A" characters with no line breaks	0x1d0f <sup>1</sup>	<b>0xe938</b>

1. One common variation of CRC-CCITT require the message to be augmented with zeros and a SEED=0xFFFF. The CRC module will give the same results of this alternative implementation when SEED=0x1D0F and no message augmentation.

### 23.4.2 Transpose feature

The CRC module provides an additional feature to transpose data (invert bit order). This feature is specially useful on applications where the LSb format is used, since the CRC CCITT expects data in the MSb format. In that case, before writing new data bytes to CRCL, these bytes should be transposed as follows:

1. Write data byte to TRANSPOSE register
2. Read data from TRANSPOSE register (subsequent reads will result in the transposed value of the last written data)
3. Write transposed byte to CRCL.

After all data is fed into CRC, the CRCH:CRCL result is available in the MSb format. Then, these two bytes should also be transposed: the values read from CRCH:CRCL should be written/read to/from the TRANSPOSE register.

Although the transpose feature was initially designed to address LSb applications interfacing with the CRC module, it is important to notice that this feature is not necessarily tied to CRC applications. Since it was designed as an independent register, any application should be able to transpose data by writing/reading to/from the TRANSPOSE register (e.g.: Big endian / Little endian conversion in USB).

## 23.5 Initialization Information

To initialize the CRC Module and initiate a CRC16-CCITT calculation, follow this procedure:

1. Write high byte of initial seed value to CRCH.
2. Write low byte of initial seed value to CRCL.
3. Write first byte of data on which CRC is to be calculated to CRCL.
4. In the next bus cycle after step 3, if desired, the CRC result from the first byte can be read from CRCH:CRCL.
5. Repeat steps 3-4 until the end of all data to be checked.



# Chapter 24

## 12-bit Cyclic Analog-to-Digital Converter

### 24.1 Introduction

#### 24.1.1 Overview

The analog-to-digital converter (ADC) is one dual 12-bit ADC in which each ADC converter has a separate voltage reference and control block.

#### 24.1.2 Features

The analog-to-digital (ADC) converter function consists of two separate analog-to-digital converters, each with eight analog inputs and its own sample and hold circuit. A common digital control module configures and controls the functioning of the converters. ADC features include:

- 12-bit resolution
- Designed for maximum ADC clock frequency of 10 MHz with 100 ns period
- Sampling rate up to 2.5 million samples per second<sup>1</sup>
- Single conversion time of 10 ADC clock cycles ( $10 \times 100 \text{ ns} = 1 \mu\text{s}$ )
- Additional conversion time of 8 ADC clock cycles ( $8 \times 100 \text{ ns} = 800\text{ns}$ )
- Eight conversions in 34 ADC clock cycles ( $34 \times 100 \text{ ns} = 3.4 \mu\text{s}$ ) using parallel mode
- Can be synchronized to other peripherals that are connected to an internal Inter-Peripheral Crossbar module, such as the PWM, through the SYNC0/1 input signal

---

1. In loop mode, the time between each conversion is 8 ADC clock cycles (800ns). Using simultaneous conversion, two samples can be obtained in 800ns. Samples per second is calculated according to 800ns per two samples or 2,500,000 samples per second.

- Sequentially scans and stores up to sixteen measurements
- Scans and stores up to eight measurements each on two ADC converters operating simultaneously and in parallel
- Scans and stores up to eight measurements each on two ADC converters operating asynchronously to each other in parallel
- A scan can pause and await new SYNC input prior to continuing
- Gains the input signal by x1, x2, or x4
- Optional interrupts at end of scan if an out-of-range limit is exceeded or there is a zero crossing
- Optional DMA function to transfer conversion data at the end of a scan or when a sample is ready to be read.
- Optional sample correction by subtracting a pre-programmed offset value
- Signed or unsigned result
- Single-ended or differential inputs
- PWM outputs with hysteresis for three of the analog inputs

### 24.1.3 Block Diagram

The following figure illustrates the dual ADC configuration.






Figure 24-1. Dual ADC Block Diagram

## 24.2 Signal Descriptions

### 24.2.1 Overview

Table 24-1. External Signal Properties

Name	I/O Type	Function	Reset State	Notes
ANA0-ANB7	I	Analog Input Pins	n/a	—
VREFH	I	Voltage Reference Pin	n/a	Selectable between VDDA and ANA2
VREFL	I	Voltage Reference Pin	n/a	Selectable between VSSA and ANA3
VREFH	I	Voltage Reference Pin	n/a	Selectable between VDDA and ANB2
VREFL	I	Voltage Reference Pin	n/a	Selectable between VSSA and ANB3
VDDA	Supply	ADC Power	n/a	—
VSSA	Supply	ADC Ground	n/a	—

## 24.2.2 External Signal Descriptions

### 24.2.2.1 Analog Input Pins (ANA[0:7] and ANB[0:7])

Each ADC module has sixteen analog input pins that are subdivided into two sets of eight (ANA[0:7] and ANB[0:7]), each with their own S/H unit and converter. This configuration allows simultaneous sampling of two selected channels, one from each subgroup. Sequential scans have access to all sixteen analog inputs. During parallel scans, each ADC converter has access to its eight analog inputs. An equivalent circuit for an analog input is shown below:





Figure 24-2. Equivalent Analog Input Circuit

### 24.2.2.2 Voltage Reference Pins (VREFH and VREFL)

The voltage difference between  $V_{REFH}$  and  $V_{REFL}$  provides the reference voltage against which all analog inputs are measured.  $V_{REFH}$  is nominally set to  $V_{DDA}$ .  $V_{REFL}$  is nominally set to 0V. Any external reference voltage should come from a low noise filtered source. The external reference source should provide up to 1mA of reference current. illustrates the internal workings of the ADC voltage reference circuit.  $V_{REFH}$  must be noise filtered. A minimum configuration is shown in the figure.



**Figure 24-3. ADC Voltage Reference Circuit**

When  $V_{DDA}$  is used as  $V_{REFH}$ , measurements are made with respect to the amplitude of  $V_{DDA}$ . Special precautions must be taken to assure that the voltage applied to  $V_{REFH}$  is as noise free as possible. Any noise residing on the  $V_{REFH}$  voltage is directly transferred to the digital result.

Dedicated power supply pins,  $V_{DDA}$  and  $V_{SSA}$ , are provided to reduce noise coupling and to improve accuracy. The power to these pins should come from a low noise filtered source. Uncoupling capacitors should be connected between  $V_{DDA}$  and  $V_{SSA}$ .

$V_{SS}$  is shared between both analog and digital circuitry.

## 24.3 Memory Map and Registers

### ADC memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E500	ADC Control Register 1 (ADC_CTRL1)	16	R/W	5005h	<a href="#">24.3.1/435</a>
E501	ADC Control Register 2 (ADC_CTRL2)	16	R/W	5044h	<a href="#">24.3.2/439</a>
E502	ADC Zero Crossing Control 1 Register (ADC_ZXCTRL1)	16	R/W	0000h	<a href="#">24.3.3/441</a>
E503	ADC Zero Crossing Control 2 Register (ADC_ZXCTRL2)	16	R/W	0000h	<a href="#">24.3.4/443</a>
E504	ADC Channel List Register 1 (ADC_CLIST1)	16	R/W	3210h	<a href="#">24.3.5/444</a>
E505	ADC Channel List Register 2 (ADC_CLIST2)	16	R/W	7654h	<a href="#">24.3.6/446</a>
E506	ADC Channel List Register 3 (ADC_CLIST3)	16	R/W	BA98h	<a href="#">24.3.7/448</a>
E507	ADC Channel List Register 4 (ADC_CLIST4)	16	R/W	FEDCh	<a href="#">24.3.8/449</a>
E508	ADC Sample Disable Register (ADC_SDIS)	16	R/W	F0F0h	<a href="#">24.3.9/451</a>
E509	ADC Status Register (ADC_STAT)	16	R	0000h	<a href="#">24.3.10/452</a>
E50A	ADC Ready Register (ADC_RDY)	16	R	0000h	<a href="#">24.3.11/454</a>

*Table continues on the next page...*

### ADC memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E50B	ADC Low Limit Status Register (ADC_LOLIMSTAT)	16	w1c	0000h	<a href="#">24.3.12/454</a>
E50C	ADC High Limit Status Register (ADC_HILIMSTAT)	16	w1c	0000h	<a href="#">24.3.13/455</a>
E50D	ADC Zero Crossing Status Register (ADC_ZXSTAT)	16	w1c	0000h	<a href="#">24.3.14/455</a>
E50E	ADC Result Registers with sign extension (ADC_RSLT0)	16	R/W	0000h	<a href="#">24.3.15/456</a>
E50F	ADC Result Registers with sign extension (ADC_RSLT1)	16	R/W	0000h	<a href="#">24.3.15/456</a>
E510	ADC Result Registers with sign extension (ADC_RSLT2)	16	R/W	0000h	<a href="#">24.3.15/456</a>
E511	ADC Result Registers with sign extension (ADC_RSLT3)	16	R/W	0000h	<a href="#">24.3.15/456</a>
E512	ADC Result Registers with sign extension (ADC_RSLT4)	16	R/W	0000h	<a href="#">24.3.15/456</a>
E513	ADC Result Registers with sign extension (ADC_RSLT5)	16	R/W	0000h	<a href="#">24.3.15/456</a>
E514	ADC Result Registers with sign extension (ADC_RSLT6)	16	R/W	0000h	<a href="#">24.3.15/456</a>
E515	ADC Result Registers with sign extension (ADC_RSLT7)	16	R/W	0000h	<a href="#">24.3.15/456</a>
E516	ADC Result Registers with sign extension (ADC_RSLT8)	16	R/W	0000h	<a href="#">24.3.15/456</a>
E517	ADC Result Registers with sign extension (ADC_RSLT9)	16	R/W	0000h	<a href="#">24.3.15/456</a>
E518	ADC Result Registers with sign extension (ADC_RSLT10)	16	R/W	0000h	<a href="#">24.3.15/456</a>
E519	ADC Result Registers with sign extension (ADC_RSLT11)	16	R/W	0000h	<a href="#">24.3.15/456</a>
E51A	ADC Result Registers with sign extension (ADC_RSLT12)	16	R/W	0000h	<a href="#">24.3.15/456</a>
E51B	ADC Result Registers with sign extension (ADC_RSLT13)	16	R/W	0000h	<a href="#">24.3.15/456</a>
E51C	ADC Result Registers with sign extension (ADC_RSLT14)	16	R/W	0000h	<a href="#">24.3.15/456</a>
E51D	ADC Result Registers with sign extension (ADC_RSLT15)	16	R/W	0000h	<a href="#">24.3.15/456</a>
E51E	ADC Low Limit Registers (ADC_LOLIM0)	16	R/W	0000h	<a href="#">24.3.16/457</a>
E51F	ADC Low Limit Registers (ADC_LOLIM1)	16	R/W	0000h	<a href="#">24.3.16/457</a>
E520	ADC Low Limit Registers (ADC_LOLIM2)	16	R/W	0000h	<a href="#">24.3.16/457</a>
E521	ADC Low Limit Registers (ADC_LOLIM3)	16	R/W	0000h	<a href="#">24.3.16/457</a>
E522	ADC Low Limit Registers (ADC_LOLIM4)	16	R/W	0000h	<a href="#">24.3.16/457</a>
E523	ADC Low Limit Registers (ADC_LOLIM5)	16	R/W	0000h	<a href="#">24.3.16/457</a>
E524	ADC Low Limit Registers (ADC_LOLIM6)	16	R/W	0000h	<a href="#">24.3.16/457</a>
E525	ADC Low Limit Registers (ADC_LOLIM7)	16	R/W	0000h	<a href="#">24.3.16/457</a>
E526	ADC Low Limit Registers (ADC_LOLIM8)	16	R/W	0000h	<a href="#">24.3.16/457</a>
E527	ADC Low Limit Registers (ADC_LOLIM9)	16	R/W	0000h	<a href="#">24.3.16/457</a>
E528	ADC Low Limit Registers (ADC_LOLIM10)	16	R/W	0000h	<a href="#">24.3.16/457</a>
E529	ADC Low Limit Registers (ADC_LOLIM11)	16	R/W	0000h	<a href="#">24.3.16/457</a>
E52A	ADC Low Limit Registers (ADC_LOLIM12)	16	R/W	0000h	<a href="#">24.3.16/457</a>
E52B	ADC Low Limit Registers (ADC_LOLIM13)	16	R/W	0000h	<a href="#">24.3.16/457</a>
E52C	ADC Low Limit Registers (ADC_LOLIM14)	16	R/W	0000h	<a href="#">24.3.16/457</a>
E52D	ADC Low Limit Registers (ADC_LOLIM15)	16	R/W	0000h	<a href="#">24.3.16/457</a>
E52E	ADC High Limit Registers (ADC_HILIM0)	16	R/W	7FF8h	<a href="#">24.3.17/458</a>
E52F	ADC High Limit Registers (ADC_HILIM1)	16	R/W	7FF8h	<a href="#">24.3.17/458</a>
E530	ADC High Limit Registers (ADC_HILIM2)	16	R/W	7FF8h	<a href="#">24.3.17/458</a>

*Table continues on the next page...*

**ADC memory map (continued)**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E531	ADC High Limit Registers (ADC_HILIM3)	16	R/W	7FF8h	<a href="#">24.3.17/458</a>
E532	ADC High Limit Registers (ADC_HILIM4)	16	R/W	7FF8h	<a href="#">24.3.17/458</a>
E533	ADC High Limit Registers (ADC_HILIM5)	16	R/W	7FF8h	<a href="#">24.3.17/458</a>
E534	ADC High Limit Registers (ADC_HILIM6)	16	R/W	7FF8h	<a href="#">24.3.17/458</a>
E535	ADC High Limit Registers (ADC_HILIM7)	16	R/W	7FF8h	<a href="#">24.3.17/458</a>
E536	ADC High Limit Registers (ADC_HILIM8)	16	R/W	7FF8h	<a href="#">24.3.17/458</a>
E537	ADC High Limit Registers (ADC_HILIM9)	16	R/W	7FF8h	<a href="#">24.3.17/458</a>
E538	ADC High Limit Registers (ADC_HILIM10)	16	R/W	7FF8h	<a href="#">24.3.17/458</a>
E539	ADC High Limit Registers (ADC_HILIM11)	16	R/W	7FF8h	<a href="#">24.3.17/458</a>
E53A	ADC High Limit Registers (ADC_HILIM12)	16	R/W	7FF8h	<a href="#">24.3.17/458</a>
E53B	ADC High Limit Registers (ADC_HILIM13)	16	R/W	7FF8h	<a href="#">24.3.17/458</a>
E53C	ADC High Limit Registers (ADC_HILIM14)	16	R/W	7FF8h	<a href="#">24.3.17/458</a>
E53D	ADC High Limit Registers (ADC_HILIM15)	16	R/W	7FF8h	<a href="#">24.3.17/458</a>
E53E	ADC Offset Registers (ADC_OFFST0)	16	R/W	0000h	<a href="#">24.3.18/458</a>
E53F	ADC Offset Registers (ADC_OFFST1)	16	R/W	0000h	<a href="#">24.3.18/458</a>
E540	ADC Offset Registers (ADC_OFFST2)	16	R/W	0000h	<a href="#">24.3.18/458</a>
E541	ADC Offset Registers (ADC_OFFST3)	16	R/W	0000h	<a href="#">24.3.18/458</a>
E542	ADC Offset Registers (ADC_OFFST4)	16	R/W	0000h	<a href="#">24.3.18/458</a>
E543	ADC Offset Registers (ADC_OFFST5)	16	R/W	0000h	<a href="#">24.3.18/458</a>
E544	ADC Offset Registers (ADC_OFFST6)	16	R/W	0000h	<a href="#">24.3.18/458</a>
E545	ADC Offset Registers (ADC_OFFST7)	16	R/W	0000h	<a href="#">24.3.18/458</a>
E546	ADC Offset Registers (ADC_OFFST8)	16	R/W	0000h	<a href="#">24.3.18/458</a>
E547	ADC Offset Registers (ADC_OFFST9)	16	R/W	0000h	<a href="#">24.3.18/458</a>
E548	ADC Offset Registers (ADC_OFFST10)	16	R/W	0000h	<a href="#">24.3.18/458</a>
E549	ADC Offset Registers (ADC_OFFST11)	16	R/W	0000h	<a href="#">24.3.18/458</a>
E54A	ADC Offset Registers (ADC_OFFST12)	16	R/W	0000h	<a href="#">24.3.18/458</a>
E54B	ADC Offset Registers (ADC_OFFST13)	16	R/W	0000h	<a href="#">24.3.18/458</a>
E54C	ADC Offset Registers (ADC_OFFST14)	16	R/W	0000h	<a href="#">24.3.18/458</a>
E54D	ADC Offset Registers (ADC_OFFST15)	16	R/W	0000h	<a href="#">24.3.18/458</a>
E54E	ADC Power Control Register (ADC_PWR)	16	R/W	1DA7h	<a href="#">24.3.19/459</a>
E54F	ADC Calibration Register (ADC_CAL)	16	R/W	0000h	<a href="#">24.3.20/462</a>
E550	Gain Control 1 Register (ADC_GC1)	16	R/W	0000h	<a href="#">24.3.21/463</a>
E551	Gain Control 2 Register (ADC_GC2)	16	R/W	0000h	<a href="#">24.3.22/464</a>
E552	ADC Scan Control Register (ADC_SCTRL)	16	R/W	0000h	<a href="#">24.3.23/466</a>
E553	ADC Power Control Register 2 (ADC_PWR2)	16	R/W	0400h	<a href="#">24.3.24/467</a>
E554	ADC Control Register 3 (ADC_CTRL3)	16	R/W	0000h	<a href="#">24.3.25/467</a>
E555	ADC Scan Halted Interrupt Enable Register (ADC_SCHLTEN)	16	R/W	0000h	<a href="#">24.3.26/469</a>

Table continues on the next page...

### ADC memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E558	ADC Zero Crossing Control 3 Register (ADC_ZXCTRL3)	16	R/W	0000h	<a href="#">24.3.27/469</a>
E559	ADC Channel List Register 5 (ADC_CLIST5)	16	R/W	00E4h	<a href="#">24.3.28/470</a>
E55A	ADC Sample Disable Register 2 (ADC_SDIS2)	16	R/W	FFFFh	<a href="#">24.3.29/471</a>
E55B	ADC Ready Register 2 (ADC_RDY2)	16	R	0000h	<a href="#">24.3.30/472</a>
E55C	ADC Low Limit Status Register 2 (ADC_LOLIMSTAT2)	16	w1c	0000h	<a href="#">24.3.31/473</a>
E55D	ADC High Limit Status Register 2 (ADC_HILIMSTAT2)	16	w1c	0000h	<a href="#">24.3.32/473</a>
E55E	ADC Zero Crossing Status Register 2 (ADC_ZXSTAT2)	16	w1c	0000h	<a href="#">24.3.33/474</a>
E55F	ADC Result Registers 2 with sign extension (ADC_RSLT216)	16	R/W	0000h	<a href="#">24.3.34/474</a>
E560	ADC Result Registers 2 with sign extension (ADC_RSLT217)	16	R/W	0000h	<a href="#">24.3.34/474</a>
E561	ADC Result Registers 2 with sign extension (ADC_RSLT218)	16	R/W	0000h	<a href="#">24.3.34/474</a>
E562	ADC Result Registers 2 with sign extension (ADC_RSLT219)	16	R/W	0000h	<a href="#">24.3.34/474</a>
E563	ADC Low Limit Registers 2 (ADC_LOLIM216)	16	R/W	0000h	<a href="#">24.3.35/475</a>
E564	ADC Low Limit Registers 2 (ADC_LOLIM217)	16	R/W	0000h	<a href="#">24.3.35/475</a>
E565	ADC Low Limit Registers 2 (ADC_LOLIM218)	16	R/W	0000h	<a href="#">24.3.35/475</a>
E566	ADC Low Limit Registers 2 (ADC_LOLIM219)	16	R/W	0000h	<a href="#">24.3.35/475</a>
E567	ADC High Limit Registers 2 (ADC_HILIM216)	16	R/W	7FF8h	<a href="#">24.3.36/476</a>
E568	ADC High Limit Registers 2 (ADC_HILIM217)	16	R/W	7FF8h	<a href="#">24.3.36/476</a>
E569	ADC High Limit Registers 2 (ADC_HILIM218)	16	R/W	7FF8h	<a href="#">24.3.36/476</a>
E56A	ADC High Limit Registers 2 (ADC_HILIM219)	16	R/W	7FF8h	<a href="#">24.3.36/476</a>
E56B	ADC Offset Registers 2 (ADC_OFFST216)	16	R/W	0000h	<a href="#">24.3.37/476</a>
E56C	ADC Offset Registers 2 (ADC_OFFST217)	16	R/W	0000h	<a href="#">24.3.37/476</a>
E56D	ADC Offset Registers 2 (ADC_OFFST218)	16	R/W	0000h	<a href="#">24.3.37/476</a>
E56E	ADC Offset Registers 2 (ADC_OFFST219)	16	R/W	0000h	<a href="#">24.3.37/476</a>
E56F	Gain Control 3 Register (ADC_GC3)	16	R/W	0000h	<a href="#">24.3.38/477</a>
E570	ADC Scan Control Register 2 (ADC_SCTRL2)	16	R/W	0000h	<a href="#">24.3.39/478</a>
E571	ADC Scan Halted Interrupt Enable Register 2 (ADC_SCHLTEN2)	16	R/W	0000h	<a href="#">24.3.40/479</a>

### 24.3.1 ADC Control Register 1 (ADC\_CTRL1)

Bits 14, 13, 12, and 11 in CTRL1 control all types of scans except parallel scans in the B converter when CTRL2[SIMULT]=0. Non-simultaneous parallel scan modes allow independent parallel scanning in the A and B converter. Bits 14, 13, 12, and 11 in CTRL2 are used to control B converter scans in non-simultaneous parallel scan modes.

Address: E500h base + 0h offset = E500h

Bit	15	14	13	12	11	10	9	8
Read								
Write	DMAEN0	STOP0	START0	SYNC0	EOSIE0	ZCIE	LLMTIE	HLMTIE
Reset	0	1	0	1	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	CHNCFG_L				0	SMODE		
Write								
Reset	0	0	0	0	0	1	0	1

**ADC\_CTRL1 field descriptions**

Field	Description
15 DMAEN0	DMA enable  When this bit is asserted, the DMA source selected by CTRL3[DMASRC] causes the conversion results to be transferred by the DMA controller.  0 DMA is not enabled. 1 DMA is enabled.
14 STOP0	Stop  When this bit is asserted, the current scan is stopped and no further scans can start. Any further SYNC0 input pulses (see CTRL1[SYNC0] bit) or writes to the CTRL1[START0] bit are ignored until this bit has been cleared. After the ADC is in stop mode, the results registers can be modified by the processor. Any changes to the result registers in stop mode are treated as if the analog core supplied the data. Therefore, limit checking, zero crossing, and associated interrupts can occur when authorized. <b>This is not the same as DSP STOP mode.</b>  0 Normal operation 1 Stop mode
13 START0	START0 Conversion  A scan is started by writing 1 to this bit. This is a write only bit. Writing 1 to it again while the scan remains in process, is ignored.  The ADC must be in a stable power configuration prior to writing the start bit. Refer to the functional description of power modes for further details.

*Table continues on the next page...*



### ADC\_CTRL1 field descriptions (continued)

Field	Description
	<p>0 No action</p> <p>1 Start command is issued</p>
12 SYNC0	<p>SYNC0 Enable</p> <p>A conversion may be initiated by asserting a positive edge on the SYNC0 input. Any subsequent SYNC0 input pulses while the scan remains in process are ignored unless the scan is awaiting further SYNC inputs due to the SCTRL[SCn] bits. CTRL1[SYNC0] is cleared in ONCE mode, CTRL1[SMODE=000 or 001], when the first SYNC input is detected. This prevents unintentionally starting a new scan after the first scan has completed.</p> <p>The ADC must be in a stable power mode prior to SYNC0 input assertion. Refer to the functional description of power modes for further details.</p> <p>In "once" scan modes, only a first SYNC0 input pulse is honored. CTRL1[SYNC0] is cleared in this mode when the first SYNC input is detected. This prevents unintentionally starting a new scan after the first scan has completed. The CTRL1[SYNC0] bit can be set again at any time including while the scan remains in process</p> <p>0 Scan is initiated by a write to CTRL1[START0] only</p> <p>1 Use a SYNC0 input pulse or CTRL1[START0] to initiate a scan</p>
11 EOSIE0	<p>End Of Scan Interrupt Enable</p> <p>This bit enables an EOSI0 interrupt to be generated upon completion of the scan. For looping scan modes, the interrupt will trigger after the completion of each iteration of the loop.</p> <p>0 <b>Interrupt disabled</b></p> <p>1 <b>Interrupt enabled</b></p>
10 ZCIE	<p>Zero Crossing Interrupt Enable</p> <p>This bit enables the zero crossing interrupt if the current result value has a sign change from the previous result as configured by the ZXCTRL1 and ZXCTRL2 registers.</p> <p>0 <b>Interrupt disabled</b></p> <p>1 <b>Interrupt enabled</b></p>
9 LLMTIE	<p>Low Limit Interrupt Enable</p> <p>This bit enables the Low Limit exceeded interrupt when the current result value is less than the low limit register value. The raw result value is compared to LOLIM[LLMT] before the offset register value is subtracted.</p> <p>0 <b>Interrupt disabled</b></p> <p>1 <b>Interrupt enabled</b></p>
8 HLMTIE	<p>High Limit Interrupt Enable</p> <p>This bit enables the High Limit exceeded interrupt if the current result value is greater than the high limit register value. The raw result value is compared to HILIM[HLMT] before the offset register value is subtracted.</p> <p>0 <b>Interrupt disabled</b></p> <p>1 <b>Interrupt enabled</b></p>
7-4 CHNCFG_L	<p>CHCNF (Channel Configure Low) bits</p> <p>The bits configure the analog inputs for either single ended or differential conversions. Differential conversions can be fully differential or unipolar based on the value of CTRL3[UPDEN_L]. Fully differential</p>

Table continues on the next page...



**ADC\_CTRL1 field descriptions (continued)**

Field	Description
	<p>measurements return the max value <math>((2^{**}12)-1)</math> when the + input is <math>V_{REFH}</math> and the - input is <math>V_{REFLO}</math>, return 0 when the + input is at <math>V_{REFLO}</math> and the - input is at <math>V_{REFH}</math>, and scale linearly between based on the voltage difference between the two signals. Unipolar differential measurements are only positive and return the max value <math>((2^{**}12)-1)</math> when the + input is <math>V_{REFH}</math> and the - input is <math>V_{REFLO}</math>, return 0 when the + input and - input are the same voltage, and scale linearly between based on the positive voltage difference between the two signals. Single ended measurements return the max value when the input is at <math>V_{REFH}</math>, return 0 when the input is at <math>V_{REFLO}</math>, and scale linearly between based on the amount by which the input exceeds <math>V_{REFLO}</math>.</p> <p>xxx1 <b>Inputs = ANA0-ANA1</b> — Configured as differential pair (ANA0 is + and ANA1 is –)                      xxx0 <b>Inputs = ANA0-ANA1</b> — Both configured as single ended inputs                      xx1x <b>Inputs = ANA2-ANA3</b> — Configured as differential pair (ANA2 is + and ANA3 is –)                      xx0x <b>Inputs = ANA2-ANA3</b> — Both configured as single ended inputs                      x1xx <b>Inputs = ANB0-ANB1</b> — Configured as differential pair (ANB0 is + and ANB1 is –)                      x0xx <b>Inputs = ANB0-ANB1</b> — Both configured as single ended inputs                      1xxx <b>Inputs = ANB2-ANB3</b> — Configured as differential pair (ANB2 is + and ANB3 is –)                      0xxx <b>Inputs = ANB2-ANB3</b> — Both configured as single ended inputs</p>
3 Reserved	<p>This field is reserved.                      This read-only field is reserved and always has the value 0.</p>
2–0 SMODE	<p><b>ADC Scan Mode Control</b></p> <p>This field controls the ADC module's scan mode. All scan modes use 16 sample slots defined by the CLIST1-4 registers. A scan is the process of stepping through a subset of these sample slots, converting the input indicated by a slot, and storing the result. Unused slots may be disabled using the SDIS register. Input pairs ANA0-1, ANA2-3, ANA4-5, ANA6-7, ANB0-1, ANB2-3, ANB4-5, and ANB6-7 may be configured as differential pairs using the CHNCFG fields. When a slot refers to either member of a differential pair, a differential measurement on that pair is made; otherwise, a single ended measurement is taken on that input. The CTRL*[CHNCFG] fields' descriptions detail differential and single ended measurement. Optionally, up to 4 additional sample slots defined by CLIST5, can be appended to the end of the scan. These sample slots are used specifically for single ended conversions of on-chip generated analog signals such as the temperature sensor output or the voltage regulator bandgap reference. Unused slots may be disabled using the SDIS2 register. Only single ended measurements of these on-chip signals are supported.</p> <p>The SMODE field determines whether the slots are used to perform one long sequential scan or two shorter parallel scans, each performed by one of the two converters. SMODE controls how these scans are initiated and terminated. It also controls whether the scans are performed once or repetitively. For details, refer to <a href="#">Sequential Versus Parallel Sampling</a> and <a href="#">Scan Sequencing</a>.</p> <p>Parallel scans may be simultaneous (CTRL2[SIMULT] is 1) or non-simultaneous. Simultaneous parallel scans perform the A and B converter scan in lock step using one set of shared controls. Non-simultaneous parallel scans operate the A and B converters independently, with each converter using its own set of controls. Refer to the CTRL2[SIMULT] bit's description for details. Setting any sequential mode overrides the setting of CTRL2[SIMULT].</p> <p>000 <b>Once (single) sequential</b> — Upon start or an enabled sync signal, samples are taken one at a time starting with CLIST1[SAMPLE0], until the first disabled sample is encountered. If no disabled sample is encountered, conversion concludes after CLIST4[SAMPLE15]. If CLIST5[SAMPLE16] is enabled in SDIS2 then the scan will continue until the first disabled sample is encountered or when all 4 additional samples are completed. If the scan is initiated by a SYNC signal, only one scan is completed because the CTRL*[SYNC*] bit is cleared automatically by the initial SYNC detection. CTRL*[SYNC*] can be set again at any time during the scan.</p> <p>001 <b>Once parallel</b> — Upon start or an armed and enabled sync signal: In parallel, converter A converts SAMPLEs 0-7, and converter B converts SAMPLEs 8-15. When CTRL2[SIMULT] is 1 (default), scanning stops when either converter encounters a disabled sample or both converters complete all</p>

*Table continues on the next page...*

### ADC\_CTRL1 field descriptions (continued)

Field	Description
	<p>8 samples. When CTRL2[SIMULT] is 0, a converter stops scanning when it encounters a disabled sample or completes all 8 samples. If additional samples are enabled in SDIS2 then the parallel scan will continue with converter A converting SAMPLEs 16-17 and convert B converting SAMPLEs 18-19, until the first disabled sample is encountered or when each converter completes 2 additional samples. If the scan is initiated by a SYNC signal, only one scan is completed because the CTRL*[SYNC*] bit is cleared automatically by the initial SYNC detection. CTRL*[SYNC*] can be set again at any time during the scan. If CTRL2[SIMULT] is 0, the B converter must be rearmed by writing the CTRL2[SYNC1] bit.</p>
010	<p><b>Loop sequential</b> — Upon an initial start or enabled sync pulse, up to 16 samples in the order SAMPLEs 0-15 are taken one at a time until a disabled sample is encountered. If additional samples are enabled in the SDIS2 register, the scan will continue with SAMPLEs 16-19 until a disabled sample is encountered. The process repeats perpetually until the CTRL1[STOP0] bit is set. While a loop mode is running, any additional start commands or sync pulses are ignored unless the scan is paused using the SCTRL[SC*] bits. If PWR[APD] is the selected power mode control, PWR[PUDELAY] is applied only on the first conversion.</p>
011	<p><b>Loop parallel</b> — Upon an initial start or enabled sync pulse, converter A converts SAMPLEs 0-7 , and converter B converts SAMPLEs 8-15 . If additional samples are enabled in SDIS2 then the parallel scan will continue with converter A converting SAMPLEs 16-17 and convert B converting SAMPLEs 18-19, until the first disabled sample is encountered or when each converter completes 2 additional samples. Each time a converter completes its current scan, it immediately restarts its scan sequence. This process continues until the CTRL*[STOP*] bit is asserted. While a loop is running, any additional start commands or sync pulses are ignored unless the scan is paused using the SCTRL[SC*] bits. When CTRL2[SIMULT] is 1 (default), scanning restarts when either converter encounters a disabled sample. When CTRL2[SIMULT] is 0, a converter restarts scanning when it encounters a disabled sample. If PWR[APD] is the selected power mode control, PWR[PUDELAY] is applied only on the first conversion.</p>
100	<p><b>Triggered sequential</b> — Upon start or an enabled sync signal, samples are taken one at a time starting with CLIST1[SAMPLE0], until the first disabled sample is encountered. If no disabled sample is encountered, conversion concludes after CLIST4[SAMPLE15]. If CLIST5[SAMPLE16] is enabled in SDIS2 then the scan will continue until the first disabled sample is encountered or when all 4 additional samples are completed. If external sync is enabled, new scans start for each SYNC pulse that does not overlap with a current scan in progress.</p>
101	<p><b>Triggered parallel (default)</b> — Upon start or an enabled sync signal: In parallel, converter A converts SAMPLEs 0-7 , and converter B converts SAMPLEs 8-15 . When CTRL2[SIMULT] is 1 (default), scanning stops when either converter encounters a disabled sample. When CTRL2[SIMULT] is 0, a converter stops scanning when it encounters a disabled sample. If additional samples are enabled in SDIS2 then the parallel scan will continue with converter A converting SAMPLEs 16-17 and convert B converting SAMPLEs 18-19, until the first disabled sample is encountered or when each converter completes 2 additional samples. If external sync is enabled, new scans start for each SYNC pulse that does not overlap with a current scan in progress.</p>
11x	<p><b>Reserved</b></p>

### 24.3.2 ADC Control Register 2 (ADC\_CTRL2)

Address: E500h base + 1h offset = E501h

Bit	15	14	13	12	11	10	9	8
Read	DMAEN1		0	SYNC1	EOSIE1	CHNCFG_H		
Write	STOP1		START1					
Reset	0	1	0	1	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	CHNCFG_H		DIV0					
Write	SIMULT							
Reset	0	1	0	0	0	1	0	0

#### ADC\_CTRL2 field descriptions

Field	Description
15 DMAEN1	<p>DMA enable</p> <p>During parallel scan modes when SIMULT=0, this bit enables DMA for converter B.</p> <p>When this bit is asserted, the DMA source selected by CTRL3[DMASRC] causes the conversion results to be transferred by the DMA controller.</p> <p>0 DMA is not enabled. 1 DMA is enabled.</p>
14 STOP1	<p>Stop</p> <p>During parallel scan modes when SIMULT = 0, this bit enables stop control of a B converter parallel scan.</p> <p>When this bit is asserted, the current scan is stopped and no further scans can start. Any further SYNC1 input pulses (see CTRL2[SYNC1] bit) or writes to the CTRL2[START1] bit are ignored until this bit has been cleared. After the ADC is in stop mode, the results registers can be modified by the processor. Any changes to the result registers in stop mode are treated as if the analog core supplied the data. Therefore, limit checking, zero crossing, and associated interrupts can occur when authorized. <b>This is not the same as DSP STOP mode.</b></p> <p>0 Normal operation 1 Stop mode</p>
13 START1	<p>START1 Conversion</p> <p>During parallel scan modes when SIMULT = 0, this bit enables start control of a B converter parallel scan.</p> <p>A scan is started by writing 1 to this bit. This is a write only bit. Writing 1 to it again while the scan remains in process, is ignored.</p> <p>The ADC must be in a stable power configuration prior to writing the start bit. Refer to the functional description of power modes for further details.</p> <p>0 No action 1 Start command is issued</p>
12 SYNC1	<p>SYNC1 Enable</p>

Table continues on the next page...

### ADC\_CTRL2 field descriptions (continued)

Field	Description
	<p>During parallel scan modes when CTRL2[SIMULT]=0, setting this bit to 1 permits a B converter parallel scan to be initiated by asserting the SYNC1 input for at least one ADC clock cycle. CTRL2[SYNC1] is cleared in ONCE mode, CTRL1[SMODE=000 or 001], when the first SYNC input is detected. This prevents unintentionally starting a new scan after the first scan has completed.</p> <p>The ADC must be in a stable power mode prior to SYNC1 input assertion. Refer to the functional description of power modes for further details.</p> <p>In "once" scan modes, only a first SYNC1 input pulse is honored. CTRL2[SYNC1] is cleared in this mode when the first SYNC1 input is detected. This prevents unintentionally starting a new scan after the first scan has completed. The CTRL2[SYNC1] bit can be set again at any time including while the scan remains in process.</p> <p>0 B converter parallel scan is initiated by a write to CTRL2[START1] bit only            1 Use a SYNC1 input pulse or CTRL2[START1] bit to initiate a B converter parallel scan</p>
11 EOSIE1	<p>End Of Scan Interrupt Enable</p> <p>During parallel scan modes when SIMULT = 0, this bit enables interrupt control for a B converter parallel scan.</p> <p>This bit enables an EOSI1 interrupt to be generated upon completion of the scan. For looping scan modes, the interrupt will trigger after the completion of each iteration of the loop.</p> <p>0 <b>Interrupt disabled</b>            1 <b>Interrupt enabled</b></p>
10–7 CHNCFG_H	<p>CHCNF (Channel Configure High) bits</p> <p>The bits configure the analog inputs for either single ended or differential conversions. Differential conversions can be fully differential or unipolar based on the value of CTRL3[UPDEN_H]. Fully differential measurements return the max value ((2**12)-1) when the + input is V<sub>REFH</sub> and the - input is V<sub>REFLO</sub>, return 0 when the + input is at V<sub>REFLO</sub> and the - input is at V<sub>REFH</sub>, and scale linearly between based on the voltage difference between the two signals. Unipolar differential measurements are only positive and return the max value ((2**12)-1) when the + input is V<sub>REFH</sub> and the - input is V<sub>REFLO</sub>, return 0 when the + input and - input are the same voltage, and scale linearly between based on the positive voltage difference between the two signals. Single ended measurements return the max value when the input is at V<sub>REFH</sub>, return 0 when the input is at V<sub>REFLO</sub>, and scale linearly between based on the amount by which the input exceeds V<sub>REFLO</sub>.</p> <p>xxx1 <b>Inputs = ANA4-ANA5</b> — Configured as differential pair (ANA4 is + and ANA5 is –)            xxx0 <b>Inputs = ANA4-ANA5</b> — Both configured as single ended inputs            xx1x <b>Inputs = ANA6-ANA7</b> — Configured as differential pair (ANA6 is + and ANA7 is –)            xx0x <b>Inputs = ANA6-ANA7</b> — Both configured as single ended inputs            x1xx <b>Inputs = ANB4-ANB5</b> — Configured as differential pair (ANB4 is + and ANB5 is –)            x0xx <b>Inputs = ANB4-ANB5</b> — Both configured as single ended inputs            1xxx <b>Inputs = ANB6-ANB7</b> — Configured as differential pair (ANB6 is + and ANB7 is –)            0xxx <b>Inputs = ANB6-ANB7</b> — Both configured as single ended inputs</p>
6 SIMULT	<p>Simultaneous mode</p> <p>This bit only affects parallel scan modes. By default (CTRL2[SIMULT]=1) parallel scans operate in simultaneous mode. The scans in the A and B converter operate simultaneously and always result in pairs of simultaneous conversions in the A and B converter. CTRL1[STOP0, SYNC0, and START0] control bits and the SYNC0 input are used to start and stop scans in both converters simultaneously. A scan ends in both converters when either converter encounters a disabled sample slot. When the parallel scan completes, the STAT[EOSI0] triggers if CTRL1[EOSIE0] is set. The STAT[CIP0] status bit indicates that a parallel scan is in process.</p>

Table continues on the next page...

### ADC\_CTRL2 field descriptions (continued)

Field	Description																																																		
	<p>When CTRL2[SIMULT]=0, parallel scans in the A and B converters operate independently. The B converter has its own independent set of the above controls (with a 1 suffix) which control its operation and report its status. Each converter's scan continues until its sample list is exhausted (8 samples) or a disabled sample IN ITS LIST is encountered. For looping parallel scan mode, each converter starts its next iteration as soon as the previous iteration in that converter is complete and continues until the CTRL*[STOP*] bit for that converter is asserted.</p> <p>0 Parallel scans done independently            1 Parallel scans done simultaneously (default)</p>																																																		
5–0 DIV0	<p>Clock Divisor Select</p> <p>The divider circuit generates the ADC clock by dividing the system clock:</p> <ul style="list-style-type: none"> <li>When DIV0 is 0, the divisor is 2.</li> <li>For all other DIV0 values, the divisor is 1 more than the decimal value of DIV0: (DIV0) + 1d.</li> </ul> <p>A DIV0 value must be chosen so the ADC clock does not exceed 10.0 MHz.</p> <p>This clock is used by ADCA during all scans and is used by ADCB during sequential scan modes and during parallel simultaneous scan modes.</p> <p>The following table shows ADC clock frequency based on the value of DIV0 for these various OCCS configurations.</p> <table border="1"> <thead> <tr> <th>DIV0</th> <th>Divisor</th> <th>ROSC Normal 8 MHz</th> <th>PLL (BUS_CLK = 50 MHz)</th> <th>External CLK</th> </tr> </thead> <tbody> <tr> <td>00_0000</td> <td>2</td> <td>2.00M</td> <td>25.0M</td> <td>CLK/4</td> </tr> <tr> <td>00_0001</td> <td>2</td> <td>2.00M</td> <td>25.0M</td> <td>CLK/4</td> </tr> <tr> <td>00_0010</td> <td>3</td> <td>1.33M</td> <td>16.67M</td> <td>CLK/6</td> </tr> <tr> <td>00_0011</td> <td>4</td> <td>1.00M</td> <td>12.5M</td> <td>CLK/8</td> </tr> <tr> <td>00_0100</td> <td>5</td> <td>800K</td> <td>10.00M</td> <td>CLK/10</td> </tr> <tr> <td>00_0101</td> <td>6</td> <td>667K</td> <td>8.33M</td> <td>CLK/12</td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td></td> </tr> <tr> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td></td> </tr> <tr> <td>11_1111</td> <td>64</td> <td>62.5K</td> <td>781.25K</td> <td>CLK/128</td> </tr> </tbody> </table>	DIV0	Divisor	ROSC Normal 8 MHz	PLL (BUS_CLK = 50 MHz)	External CLK	00_0000	2	2.00M	25.0M	CLK/4	00_0001	2	2.00M	25.0M	CLK/4	00_0010	3	1.33M	16.67M	CLK/6	00_0011	4	1.00M	12.5M	CLK/8	00_0100	5	800K	10.00M	CLK/10	00_0101	6	667K	8.33M	CLK/12	-	-	-	-		-	-	-	-		11_1111	64	62.5K	781.25K	CLK/128
DIV0	Divisor	ROSC Normal 8 MHz	PLL (BUS_CLK = 50 MHz)	External CLK																																															
00_0000	2	2.00M	25.0M	CLK/4																																															
00_0001	2	2.00M	25.0M	CLK/4																																															
00_0010	3	1.33M	16.67M	CLK/6																																															
00_0011	4	1.00M	12.5M	CLK/8																																															
00_0100	5	800K	10.00M	CLK/10																																															
00_0101	6	667K	8.33M	CLK/12																																															
-	-	-	-																																																
-	-	-	-																																																
11_1111	64	62.5K	781.25K	CLK/128																																															

### 24.3.3 ADC Zero Crossing Control 1 Register (ADC\_ZXCTRL1)

Address: E500h base + 2h offset = E502h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	ZCE7		ZCE6		ZCE5		ZCE4		ZCE3		ZCE2		ZCE1		ZCE0	
Write	0		0		0		0		0		0		0		0	
Reset	0		0		0		0		0		0		0		0	

### ADC\_ZXCTRL1 field descriptions

Field	Description
15–14 ZCE7	Zero crossing enable 7 00 <b>Zero Crossing disabled</b> 01 <b>Zero Crossing enabled for positive to negative sign change</b> 10 <b>Zero Crossing enabled for negative to positive sign change</b> 11 <b>Zero Crossing enabled for any sign change</b>
13–12 ZCE6	Zero crossing enable 6 00 <b>Zero Crossing disabled</b> 01 <b>Zero Crossing enabled for positive to negative sign change</b> 10 <b>Zero Crossing enabled for negative to positive sign change</b> 11 <b>Zero Crossing enabled for any sign change</b>
11–10 ZCE5	Zero crossing enable 5 00 <b>Zero Crossing disabled</b> 01 <b>Zero Crossing enabled for positive to negative sign change</b> 10 <b>Zero Crossing enabled for negative to positive sign change</b> 11 <b>Zero Crossing enabled for any sign change</b>
9–8 ZCE4	Zero crossing enable 4 00 <b>Zero Crossing disabled</b> 01 <b>Zero Crossing enabled for positive to negative sign change</b> 10 <b>Zero Crossing enabled for negative to positive sign change</b> 11 <b>Zero Crossing enabled for any sign change</b>
7–6 ZCE3	Zero crossing enable 3 00 <b>Zero Crossing disabled</b> 01 <b>Zero Crossing enabled for positive to negative sign change</b> 10 <b>Zero Crossing enabled for negative to positive sign change</b> 11 <b>Zero Crossing enabled for any sign change</b>
5–4 ZCE2	Zero crossing enable 2 00 <b>Zero Crossing disabled</b> 01 <b>Zero Crossing enabled for positive to negative sign change</b> 10 <b>Zero Crossing enabled for negative to positive sign change</b> 11 <b>Zero Crossing enabled for any sign change</b>
3–2 ZCE1	Zero crossing enable 1 00 <b>Zero Crossing disabled</b> 01 <b>Zero Crossing enabled for positive to negative sign change</b> 10 <b>Zero Crossing enabled for negative to positive sign change</b> 11 <b>Zero Crossing enabled for any sign change</b>
1–0 ZCE0	Zero crossing enable 0 00 <b>Zero Crossing disabled</b> 01 <b>Zero Crossing enabled for positive to negative sign change</b> 10 <b>Zero Crossing enabled for negative to positive sign change</b> 11 <b>Zero Crossing enabled for any sign change</b>

## 24.3.4 ADC Zero Crossing Control 2 Register (ADC\_ZXCTRL2)

Address: E500h base + 3h offset = E503h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	ZCE15		ZCE14		ZCE13		ZCE12		ZCE11		ZCE10		ZCE9		ZCE8	
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### ADC\_ZXCTRL2 field descriptions

Field	Description
15–14 ZCE15	Zero crossing enable 15 00 <b>Zero Crossing disabled</b> 01 <b>Zero Crossing enabled for positive to negative sign change</b> 10 <b>Zero Crossing enabled for negative to positive sign change</b> 11 <b>Zero Crossing enabled for any sign change</b>
13–12 ZCE14	Zero crossing enable 14 00 <b>Zero Crossing disabled</b> 01 <b>Zero Crossing enabled for positive to negative sign change</b> 10 <b>Zero Crossing enabled for negative to positive sign change</b> 11 <b>Zero Crossing enabled for any sign change</b>
11–10 ZCE13	Zero crossing enable 13 00 <b>Zero Crossing disabled</b> 01 <b>Zero Crossing enabled for positive to negative sign change</b> 10 <b>Zero Crossing enabled for negative to positive sign change</b> 11 <b>Zero Crossing enabled for any sign change</b>
9–8 ZCE12	Zero crossing enable 12 00 <b>Zero Crossing disabled</b> 01 <b>Zero Crossing enabled for positive to negative sign change</b> 10 <b>Zero Crossing enabled for negative to positive sign change</b> 11 <b>Zero Crossing enabled for any sign change</b>
7–6 ZCE11	Zero crossing enable 11 00 <b>Zero Crossing disabled</b> 01 <b>Zero Crossing enabled for positive to negative sign change</b> 10 <b>Zero Crossing enabled for negative to positive sign change</b> 11 <b>Zero Crossing enabled for any sign change</b>
5–4 ZCE10	Zero crossing enable 10 00 <b>Zero Crossing disabled</b> 01 <b>Zero Crossing enabled for positive to negative sign change</b> 10 <b>Zero Crossing enabled for negative to positive sign change</b> 11 <b>Zero Crossing enabled for any sign change</b>
3–2 ZCE9	Zero crossing enable 9

Table continues on the next page...



### ADC\_ZXCTRL2 field descriptions (continued)

Field	Description
	00 <b>Zero Crossing disabled</b> 01 <b>Zero Crossing enabled for positive to negative sign change</b> 10 <b>Zero Crossing enabled for negative to positive sign change</b> 11 <b>Zero Crossing enabled for any sign change</b>
1-0 ZCE8	Zero crossing enable 8  00 <b>Zero Crossing disabled</b> 01 <b>Zero Crossing enabled for positive to negative sign change</b> 10 <b>Zero Crossing enabled for negative to positive sign change</b> 11 <b>Zero Crossing enabled for any sign change</b>

### 24.3.5 ADC Channel List Register 1 (ADC\_CLIST1)

Address: E500h base + 4h offset = E504h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read																
Write																
Reset	0	0	1	1	0	0	1	0	0	0	0	1	0	0	0	0

#### ADC\_CLIST1 field descriptions

Field	Description
15-12 SAMPLE3	Sample Field 3  0000 <b>Single Ended: ANA0, Differential: ANA0+, ANA1-</b> 0001 <b>Single Ended: ANA1, Differential: ANA0+, ANA1-</b> 0010 <b>Single Ended: ANA2, Differential: ANA2+, ANA3-</b> 0011 <b>Single Ended: ANA3, Differential: ANA2+, ANA3-</b> 0100 <b>Single Ended: ANA4, Differential: ANA4+, ANA5-</b> 0101 <b>Single Ended: ANA5, Differential: ANA4+, ANA5-</b> 0110 <b>Single Ended: ANA6, Differential: ANA6+, ANA7-</b> 0111 <b>Single Ended: ANA7, Differential: ANA6+, ANA7-</b> 1000 <b>Single Ended: ANB0, Differential: ANB0+, ANB1-</b> 1001 <b>Single Ended: ANB1, Differential: ANB0+, ANB1-</b> 1010 <b>Single Ended: ANB2, Differential: ANB2+, ANB3-</b> 1011 <b>Single Ended: ANB3, Differential: ANB2+, ANB3-</b> 1100 <b>Single Ended: ANB4, Differential: ANB4+, ANB5-</b> 1101 <b>Single Ended: ANB5, Differential: ANB4+, ANB5-</b> 1110 <b>Single Ended: ANB6, Differential: ANB6+, ANB7-</b> 1111 <b>Single Ended: ANB7, Differential: ANB6+, ANB7-</b>
11-8 SAMPLE2	Sample Field 2  0000 <b>Single Ended: ANA0, Differential: ANA0+, ANA1-</b> 0001 <b>Single Ended: ANA1, Differential: ANA0+, ANA1-</b> 0010 <b>Single Ended: ANA2, Differential: ANA2+, ANA3-</b>

Table continues on the next page...



**ADC\_CLIST1 field descriptions (continued)**

Field	Description
	0011 <b>Single Ended: ANA3, Differential: ANA2+, ANA3-</b> 0100 <b>Single Ended: ANA4, Differential: ANA4+, ANA5-</b> 0101 <b>Single Ended: ANA5, Differential: ANA4+, ANA5-</b> 0110 <b>Single Ended: ANA6, Differential: ANA6+, ANA7-</b> 0111 <b>Single Ended: ANA7, Differential: ANA6+, ANA7-</b> 1000 <b>Single Ended: ANB0, Differential: ANB0+, ANB1-</b> 1001 <b>Single Ended: ANB1, Differential: ANB0+, ANB1-</b> 1010 <b>Single Ended: ANB2, Differential: ANB2+, ANB3-</b> 1011 <b>Single Ended: ANB3, Differential: ANB2+, ANB3-</b> 1100 <b>Single Ended: ANB4, Differential: ANB4+, ANB5-</b> 1101 <b>Single Ended: ANB5, Differential: ANB4+, ANB5-</b> 1110 <b>Single Ended: ANB6, Differential: ANB6+, ANB7-</b> 1111 <b>Single Ended: ANB7, Differential: ANB6+, ANB7-</b>
7-4 SAMPLE1	Sample Field 1  0000 <b>Single Ended: ANA0, Differential: ANA0+, ANA1-</b> 0001 <b>Single Ended: ANA1, Differential: ANA0+, ANA1-</b> 0010 <b>Single Ended: ANA2, Differential: ANA2+, ANA3-</b> 0011 <b>Single Ended: ANA3, Differential: ANA2+, ANA3-</b> 0100 <b>Single Ended: ANA4, Differential: ANA4+, ANA5-</b> 0101 <b>Single Ended: ANA5, Differential: ANA4+, ANA5-</b> 0110 <b>Single Ended: ANA6, Differential: ANA6+, ANA7-</b> 0111 <b>Single Ended: ANA7, Differential: ANA6+, ANA7-</b> 1000 <b>Single Ended: ANB0, Differential: ANB0+, ANB1-</b> 1001 <b>Single Ended: ANB1, Differential: ANB0+, ANB1-</b> 1010 <b>Single Ended: ANB2, Differential: ANB2+, ANB3-</b> 1011 <b>Single Ended: ANB3, Differential: ANB2+, ANB3-</b> 1100 <b>Single Ended: ANB4, Differential: ANB4+, ANB5-</b> 1101 <b>Single Ended: ANB5, Differential: ANB4+, ANB5-</b> 1110 <b>Single Ended: ANB6, Differential: ANB6+, ANB7-</b> 1111 <b>Single Ended: ANB7, Differential: ANB6+, ANB7-</b>
3-0 SAMPLE0	Sample Field 0  0000 <b>Single Ended: ANA0, Differential: ANA0+, ANA1-</b> 0001 <b>Single Ended: ANA1, Differential: ANA0+, ANA1-</b> 0010 <b>Single Ended: ANA2, Differential: ANA2+, ANA3-</b> 0011 <b>Single Ended: ANA3, Differential: ANA2+, ANA3-</b> 0100 <b>Single Ended: ANA4, Differential: ANA4+, ANA5-</b> 0101 <b>Single Ended: ANA5, Differential: ANA4+, ANA5-</b> 0110 <b>Single Ended: ANA6, Differential: ANA6+, ANA7-</b> 0111 <b>Single Ended: ANA7, Differential: ANA6+, ANA7-</b> 1000 <b>Single Ended: ANB0, Differential: ANB0+, ANB1-</b> 1001 <b>Single Ended: ANB1, Differential: ANB0+, ANB1-</b> 1010 <b>Single Ended: ANB2, Differential: ANB2+, ANB3-</b> 1011 <b>Single Ended: ANB3, Differential: ANB2+, ANB3-</b> 1100 <b>Single Ended: ANB4, Differential: ANB4+, ANB5-</b> 1101 <b>Single Ended: ANB5, Differential: ANB4+, ANB5-</b>

*Table continues on the next page...*

### ADC\_CLIST1 field descriptions (continued)

Field	Description
1110	Single Ended: ANB6, Differential: ANB6+, ANB7-
1111	Single Ended: ANB7, Differential: ANB6+, ANB7-

### 24.3.6 ADC Channel List Register 2 (ADC\_CLIST2)

Address: E500h base + 5h offset = E505h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read																
Write																
Reset	0	1	1	1	0	1	1	0	0	1	0	1	0	1	0	0

### ADC\_CLIST2 field descriptions

Field	Description
15–12 SAMPLE7	Sample Field 7 0000 Single Ended: ANA0, Differential: ANA0+, ANA1- 0001 Single Ended: ANA1, Differential: ANA0+, ANA1- 0010 Single Ended: ANA2, Differential: ANA2+, ANA3- 0011 Single Ended: ANA3, Differential: ANA2+, ANA3- 0100 Single Ended: ANA4, Differential: ANA4+, ANA5- 0101 Single Ended: ANA5, Differential: ANA4+, ANA5- 0110 Single Ended: ANA6, Differential: ANA6+, ANA7- 0111 Single Ended: ANA7, Differential: ANA6+, ANA7- 1000 Single Ended: ANB0, Differential: ANB0+, ANB1- 1001 Single Ended: ANB1, Differential: ANB0+, ANB1- 1010 Single Ended: ANB2, Differential: ANB2+, ANB3- 1011 Single Ended: ANB3, Differential: ANB2+, ANB3- 1100 Single Ended: ANB4, Differential: ANB4+, ANB5- 1101 Single Ended: ANB5, Differential: ANB4+, ANB5- 1110 Single Ended: ANB6, Differential: ANB6+, ANB7- 1111 Single Ended: ANB7, Differential: ANB6+, ANB7-
11–8 SAMPLE6	Sample Field 6 0000 Single Ended: ANA0, Differential: ANA0+, ANA1- 0001 Single Ended: ANA1, Differential: ANA0+, ANA1- 0010 Single Ended: ANA2, Differential: ANA2+, ANA3- 0011 Single Ended: ANA3, Differential: ANA2+, ANA3- 0100 Single Ended: ANA4, Differential: ANA4+, ANA5- 0101 Single Ended: ANA5, Differential: ANA4+, ANA5- 0110 Single Ended: ANA6, Differential: ANA6+, ANA7- 0111 Single Ended: ANA7, Differential: ANA6+, ANA7- 1000 Single Ended: ANB0, Differential: ANB0+, ANB1- 1001 Single Ended: ANB1, Differential: ANB0+, ANB1- 1010 Single Ended: ANB2, Differential: ANB2+, ANB3-

Table continues on the next page...

**ADC\_CLIST2 field descriptions (continued)**

Field	Description
	1011 <b>Single Ended: ANB3, Differential: ANB2+, ANB3-</b> 1100 <b>Single Ended: ANB4, Differential: ANB4+, ANB5-</b> 1101 <b>Single Ended: ANB5, Differential: ANB4+, ANB5-</b> 1110 <b>Single Ended: ANB6, Differential: ANB6+, ANB7-</b> 1111 <b>Single Ended: ANB7, Differential: ANB6+, ANB7-</b>
7-4 SAMPLE5	Sample Field 5  0000 <b>Single Ended: ANA0, Differential: ANA0+, ANA1-</b> 0001 <b>Single Ended: ANA1, Differential: ANA0+, ANA1-</b> 0010 <b>Single Ended: ANA2, Differential: ANA2+, ANA3-</b> 0011 <b>Single Ended: ANA3, Differential: ANA2+, ANA3-</b> 0100 <b>Single Ended: ANA4, Differential: ANA4+, ANA5-</b> 0101 <b>Single Ended: ANA5, Differential: ANA4+, ANA5-</b> 0110 <b>Single Ended: ANA6, Differential: ANA6+, ANA7-</b> 0111 <b>Single Ended: ANA7, Differential: ANA6+, ANA7-</b> 1000 <b>Single Ended: ANB0, Differential: ANB0+, ANB1-</b> 1001 <b>Single Ended: ANB1, Differential: ANB0+, ANB1-</b> 1010 <b>Single Ended: ANB2, Differential: ANB2+, ANB3-</b> 1011 <b>Single Ended: ANB3, Differential: ANB2+, ANB3-</b> 1100 <b>Single Ended: ANB4, Differential: ANB4+, ANB5-</b> 1101 <b>Single Ended: ANB5, Differential: ANB4+, ANB5-</b> 1110 <b>Single Ended: ANB6, Differential: ANB6+, ANB7-</b> 1111 <b>Single Ended: ANB7, Differential: ANB6+, ANB7-</b>
3-0 SAMPLE4	Sample Field 4  0000 <b>Single Ended: ANA0, Differential: ANA0+, ANA1-</b> 0001 <b>Single Ended: ANA1, Differential: ANA0+, ANA1-</b> 0010 <b>Single Ended: ANA2, Differential: ANA2+, ANA3-</b> 0011 <b>Single Ended: ANA3, Differential: ANA2+, ANA3-</b> 0100 <b>Single Ended: ANA4, Differential: ANA4+, ANA5-</b> 0101 <b>Single Ended: ANA5, Differential: ANA4+, ANA5-</b> 0110 <b>Single Ended: ANA6, Differential: ANA6+, ANA7-</b> 0111 <b>Single Ended: ANA7, Differential: ANA6+, ANA7-</b> 1000 <b>Single Ended: ANB0, Differential: ANB0+, ANB1-</b> 1001 <b>Single Ended: ANB1, Differential: ANB0+, ANB1-</b> 1010 <b>Single Ended: ANB2, Differential: ANB2+, ANB3-</b> 1011 <b>Single Ended: ANB3, Differential: ANB2+, ANB3-</b> 1100 <b>Single Ended: ANB4, Differential: ANB4+, ANB5-</b> 1101 <b>Single Ended: ANB5, Differential: ANB4+, ANB5-</b> 1110 <b>Single Ended: ANB6, Differential: ANB6+, ANB7-</b> 1111 <b>Single Ended: ANB7, Differential: ANB6+, ANB7-</b>

### 24.3.7 ADC Channel List Register 3 (ADC\_CLIST3)

Address: E500h base + 6h offset = E506h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	SAMPLE11				SAMPLE10				SAMPLE9				SAMPLE8			
Write																
Reset	1	0	1	1	1	0	1	0	1	0	0	1	1	0	0	0

#### ADC\_CLIST3 field descriptions

Field	Description
15–12 SAMPLE11	<p>Sample Field 11</p> <p>0000 <b>Single Ended: ANA0, Differential: ANA0+, ANA1-</b></p> <p>0001 <b>Single Ended: ANA1, Differential: ANA0+, ANA1-</b></p> <p>0010 <b>Single Ended: ANA2, Differential: ANA2+, ANA3-</b></p> <p>0011 <b>Single Ended: ANA3, Differential: ANA2+, ANA3-</b></p> <p>0100 <b>Single Ended: ANA4, Differential: ANA4+, ANA5-</b></p> <p>0101 <b>Single Ended: ANA5, Differential: ANA4+, ANA5-</b></p> <p>0110 <b>Single Ended: ANA6, Differential: ANA6+, ANA7-</b></p> <p>0111 <b>Single Ended: ANA7, Differential: ANA6+, ANA7-</b></p> <p>1000 <b>Single Ended: ANB0, Differential: ANB0+, ANB1-</b></p> <p>1001 <b>Single Ended: ANB1, Differential: ANB0+, ANB1-</b></p> <p>1010 <b>Single Ended: ANB2, Differential: ANB2+, ANB3-</b></p> <p>1011 <b>Single Ended: ANB3, Differential: ANB2+, ANB3-</b></p> <p>1100 <b>Single Ended: ANB4, Differential: ANB4+, ANB5-</b></p> <p>1101 <b>Single Ended: ANB5, Differential: ANB4+, ANB5-</b></p> <p>1110 <b>Single Ended: ANB6, Differential: ANB6+, ANB7-</b></p> <p>1111 <b>Single Ended: ANB7, Differential: ANB6+, ANB7-</b></p>
11–8 SAMPLE10	<p>Sample Field 10</p> <p>0000 <b>Single Ended: ANA0, Differential: ANA0+, ANA1-</b></p> <p>0001 <b>Single Ended: ANA1, Differential: ANA0+, ANA1-</b></p> <p>0010 <b>Single Ended: ANA2, Differential: ANA2+, ANA3-</b></p> <p>0011 <b>Single Ended: ANA3, Differential: ANA2+, ANA3-</b></p> <p>0100 <b>Single Ended: ANA4, Differential: ANA4+, ANA5-</b></p> <p>0101 <b>Single Ended: ANA5, Differential: ANA4+, ANA5-</b></p> <p>0110 <b>Single Ended: ANA6, Differential: ANA6+, ANA7-</b></p> <p>0111 <b>Single Ended: ANA7, Differential: ANA6+, ANA7-</b></p> <p>1000 <b>Single Ended: ANB0, Differential: ANB0+, ANB1-</b></p> <p>1001 <b>Single Ended: ANB1, Differential: ANB0+, ANB1-</b></p> <p>1010 <b>Single Ended: ANB2, Differential: ANB2+, ANB3-</b></p> <p>1011 <b>Single Ended: ANB3, Differential: ANB2+, ANB3-</b></p> <p>1100 <b>Single Ended: ANB4, Differential: ANB4+, ANB5-</b></p> <p>1101 <b>Single Ended: ANB5, Differential: ANB4+, ANB5-</b></p> <p>1110 <b>Single Ended: ANB6, Differential: ANB6+, ANB7-</b></p> <p>1111 <b>Single Ended: ANB7, Differential: ANB6+, ANB7-</b></p>

Table continues on the next page...

**ADC\_CLIST3 field descriptions (continued)**

Field	Description
7-4 SAMPLE9	Sample Field 9  0000 <b>Single Ended: ANA0, Differential: ANA0+, ANA1-</b> 0001 <b>Single Ended: ANA1, Differential: ANA0+, ANA1-</b> 0010 <b>Single Ended: ANA2, Differential: ANA2+, ANA3-</b> 0011 <b>Single Ended: ANA3, Differential: ANA2+, ANA3-</b> 0100 <b>Single Ended: ANA4, Differential: ANA4+, ANA5-</b> 0101 <b>Single Ended: ANA5, Differential: ANA4+, ANA5-</b> 0110 <b>Single Ended: ANA6, Differential: ANA6+, ANA7-</b> 0111 <b>Single Ended: ANA7, Differential: ANA6+, ANA7-</b> 1000 <b>Single Ended: ANB0, Differential: ANB0+, ANB1-</b> 1001 <b>Single Ended: ANB1, Differential: ANB0+, ANB1-</b> 1010 <b>Single Ended: ANB2, Differential: ANB2+, ANB3-</b> 1011 <b>Single Ended: ANB3, Differential: ANB2+, ANB3-</b> 1100 <b>Single Ended: ANB4, Differential: ANB4+, ANB5-</b> 1101 <b>Single Ended: ANB5, Differential: ANB4+, ANB5-</b> 1110 <b>Single Ended: ANB6, Differential: ANB6+, ANB7-</b> 1111 <b>Single Ended: ANB7, Differential: ANB6+, ANB7-</b>
3-0 SAMPLE8	Sample Field 8  0000 <b>Single Ended: ANA0, Differential: ANA0+, ANA1-</b> 0001 <b>Single Ended: ANA1, Differential: ANA0+, ANA1-</b> 0010 <b>Single Ended: ANA2, Differential: ANA2+, ANA3-</b> 0011 <b>Single Ended: ANA3, Differential: ANA2+, ANA3-</b> 0100 <b>Single Ended: ANA4, Differential: ANA4+, ANA5-</b> 0101 <b>Single Ended: ANA5, Differential: ANA4+, ANA5-</b> 0110 <b>Single Ended: ANA6, Differential: ANA6+, ANA7-</b> 0111 <b>Single Ended: ANA7, Differential: ANA6+, ANA7-</b> 1000 <b>Single Ended: ANB0, Differential: ANB0+, ANB1-</b> 1001 <b>Single Ended: ANB1, Differential: ANB0+, ANB1-</b> 1010 <b>Single Ended: ANB2, Differential: ANB2+, ANB3-</b> 1011 <b>Single Ended: ANB3, Differential: ANB2+, ANB3-</b> 1100 <b>Single Ended: ANB4, Differential: ANB4+, ANB5-</b> 1101 <b>Single Ended: ANB5, Differential: ANB4+, ANB5-</b> 1110 <b>Single Ended: ANB6, Differential: ANB6+, ANB7-</b> 1111 <b>Single Ended: ANB7, Differential: ANB6+, ANB7-</b>

**24.3.8 ADC Channel List Register 4 (ADC\_CLIST4)**

Address: E500h base + 7h offset = E507h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	SAMPLE15				SAMPLE14				SAMPLE13				SAMPLE12			
Write																
Reset	1	1	1	1	1	1	1	0	1	1	0	1	1	1	0	0

### ADC\_CLIST4 field descriptions

Field	Description
15–12 SAMPLE15	<p>Sample Field 15</p> <p>0000 <b>Single Ended: ANA0, Differential: ANA0+, ANA1-</b></p> <p>0001 <b>Single Ended: ANA1, Differential: ANA0+, ANA1-</b></p> <p>0010 <b>Single Ended: ANA2, Differential: ANA2+, ANA3-</b></p> <p>0011 <b>Single Ended: ANA3, Differential: ANA2+, ANA3-</b></p> <p>0100 <b>Single Ended: ANA4, Differential: ANA4+, ANA5-</b></p> <p>0101 <b>Single Ended: ANA5, Differential: ANA4+, ANA5-</b></p> <p>0110 <b>Single Ended: ANA6, Differential: ANA6+, ANA7-</b></p> <p>0111 <b>Single Ended: ANA7, Differential: ANA6+, ANA7-</b></p> <p>1000 <b>Single Ended: ANB0, Differential: ANB0+, ANB1-</b></p> <p>1001 <b>Single Ended: ANB1, Differential: ANB0+, ANB1-</b></p> <p>1010 <b>Single Ended: ANB2, Differential: ANB2+, ANB3-</b></p> <p>1011 <b>Single Ended: ANB3, Differential: ANB2+, ANB3-</b></p> <p>1100 <b>Single Ended: ANB4, Differential: ANB4+, ANB5-</b></p> <p>1101 <b>Single Ended: ANB5, Differential: ANB4+, ANB5-</b></p> <p>1110 <b>Single Ended: ANB6, Differential: ANB6+, ANB7-</b></p> <p>1111 <b>Single Ended: ANB7, Differential: ANB6+, ANB7-</b></p>
11–8 SAMPLE14	<p>Sample Field 14</p> <p>0000 <b>Single Ended: ANA0, Differential: ANA0+, ANA1-</b></p> <p>0001 <b>Single Ended: ANA1, Differential: ANA0+, ANA1-</b></p> <p>0010 <b>Single Ended: ANA2, Differential: ANA2+, ANA3-</b></p> <p>0011 <b>Single Ended: ANA3, Differential: ANA2+, ANA3-</b></p> <p>0100 <b>Single Ended: ANA4, Differential: ANA4+, ANA5-</b></p> <p>0101 <b>Single Ended: ANA5, Differential: ANA4+, ANA5-</b></p> <p>0110 <b>Single Ended: ANA6, Differential: ANA6+, ANA7-</b></p> <p>0111 <b>Single Ended: ANA7, Differential: ANA6+, ANA7-</b></p> <p>1000 <b>Single Ended: ANB0, Differential: ANB0+, ANB1-</b></p> <p>1001 <b>Single Ended: ANB1, Differential: ANB0+, ANB1-</b></p> <p>1010 <b>Single Ended: ANB2, Differential: ANB2+, ANB3-</b></p> <p>1011 <b>Single Ended: ANB3, Differential: ANB2+, ANB3-</b></p> <p>1100 <b>Single Ended: ANB4, Differential: ANB4+, ANB5-</b></p> <p>1101 <b>Single Ended: ANB5, Differential: ANB4+, ANB5-</b></p> <p>1110 <b>Single Ended: ANB6, Differential: ANB6+, ANB7-</b></p> <p>1111 <b>Single Ended: ANB7, Differential: ANB6+, ANB7-</b></p>
7–4 SAMPLE13	<p>Sample Field 13</p> <p>0000 <b>Single Ended: ANA0, Differential: ANA0+, ANA1-</b></p> <p>0001 <b>Single Ended: ANA1, Differential: ANA0+, ANA1-</b></p> <p>0010 <b>Single Ended: ANA2, Differential: ANA2+, ANA3-</b></p> <p>0011 <b>Single Ended: ANA3, Differential: ANA2+, ANA3-</b></p> <p>0100 <b>Single Ended: ANA4, Differential: ANA4+, ANA5-</b></p> <p>0101 <b>Single Ended: ANA5, Differential: ANA4+, ANA5-</b></p> <p>0110 <b>Single Ended: ANA6, Differential: ANA6+, ANA7-</b></p> <p>0111 <b>Single Ended: ANA7, Differential: ANA6+, ANA7-</b></p> <p>1000 <b>Single Ended: ANB0, Differential: ANB0+, ANB1-</b></p> <p>1001 <b>Single Ended: ANB1, Differential: ANB0+, ANB1-</b></p>

Table continues on the next page...

**ADC\_CLIST4 field descriptions (continued)**

Field	Description
	1010 <b>Single Ended: ANB2, Differential: ANB2+, ANB3-</b> 1011 <b>Single Ended: ANB3, Differential: ANB2+, ANB3-</b> 1100 <b>Single Ended: ANB4, Differential: ANB4+, ANB5-</b> 1101 <b>Single Ended: ANB5, Differential: ANB4+, ANB5-</b> 1110 <b>Single Ended: ANB6, Differential: ANB6+, ANB7-</b> 1111 <b>Single Ended: ANB7, Differential: ANB6+, ANB7-</b>
3-0 SAMPLE12	Sample Field 12  0000 <b>Single Ended: ANA0, Differential: ANA0+, ANA1-</b> 0001 <b>Single Ended: ANA1, Differential: ANA0+, ANA1-</b> 0010 <b>Single Ended: ANA2, Differential: ANA2+, ANA3-</b> 0011 <b>Single Ended: ANA3, Differential: ANA2+, ANA3-</b> 0100 <b>Single Ended: ANA4, Differential: ANA4+, ANA5-</b> 0101 <b>Single Ended: ANA5, Differential: ANA4+, ANA5-</b> 0110 <b>Single Ended: ANA6, Differential: ANA6+, ANA7-</b> 0111 <b>Single Ended: ANA7, Differential: ANA6+, ANA7-</b> 1000 <b>Single Ended: ANB0, Differential: ANB0+, ANB1-</b> 1001 <b>Single Ended: ANB1, Differential: ANB0+, ANB1-</b> 1010 <b>Single Ended: ANB2, Differential: ANB2+, ANB3-</b> 1011 <b>Single Ended: ANB3, Differential: ANB2+, ANB3-</b> 1100 <b>Single Ended: ANB4, Differential: ANB4+, ANB5-</b> 1101 <b>Single Ended: ANB5, Differential: ANB4+, ANB5-</b> 1110 <b>Single Ended: ANB6, Differential: ANB6+, ANB7-</b> 1111 <b>Single Ended: ANB7, Differential: ANB6+, ANB7-</b>

**24.3.9 ADC Sample Disable Register (ADC\_SDIS)**

Address: E500h base + 8h offset = E508h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	DS															
Write	DS															
Reset	1	1	1	1	0	0	0	0	1	1	1	1	0	0	0	0

**ADC\_SDIS field descriptions**

Field	Description
15-0 DS	Disable Sample Bits  0 Enable CLIST*[SAMPLEx]. 1 Disable CLIST*[SAMPLEx] and all subsequent samples. Which samples are actually disabled will depend on the conversion mode, sequential/parallel, and the value of CTRL2[SIMULT].

### 24.3.10 ADC Status Register (ADC\_STAT)

This register provides the current status of the ADC module. STAT[HLMTI and LLMTI] bits are cleared by writing 1s to all asserted bits in the limit status register s , LIMSTAT \* . Likewise, the STAT[ZCI] bit, is cleared by writing 1s to all asserted bits in the zero crossing status register s , ZXSTAT \* . The STAT[EOSIx] bits are cleared by writing a one to them.

Except for STAT[CIP0 and CIP1] this register's bits are sticky. Once set to a one state, they require some specific action to clear them. They are not cleared automatically on the next scan sequence.

Address: E500h base + 9h offset = E509h

Bit	15	14	13	12	11	10	9	8
Read	CIP0	CIP1	0	EOSI1	EOSI0	ZCI	LLMTI	HLMTI
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	UNDEFINED							
Write								
Reset	0	0	0	0	0	0	0	0

**ADC\_STAT field descriptions**

Field	Description
15 CIP0	Conversion in Progress  This bit indicates whether a scan is in progress. This refers to any scan except a B converter scan in non-simultaneous parallel scan modes.  0 Idle state 1 A scan cycle is in progress. The ADC will ignore all sync pulses or start commands
14 CIP1	Conversion in Progress  This bit indicates whether a scan is in progress. This refers only to a B converter scan in non-simultaneous parallel scan modes.  0 Idle state 1 A scan cycle is in progress. The ADC will ignore all sync pulses or start commands
13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12 EOSI1	End of Scan Interrupt  This bit indicates whether a scan of analog inputs have been completed since the last read of the status register or since a reset. This bit is cleared by writing a one to it. This bit cannot be set by software.  In looping scan modes, this interrupt is triggered at the completion of each iteration of the loop.

*Table continues on the next page...*




**ADC\_STAT field descriptions (continued)**

Field	Description
	<p>This interrupt is triggered only by the completion of a B converter scan in non-simultaneous parallel scan modes.</p> <p>0 A scan cycle has not been completed, no end of scan IRQ pending                      1 A scan cycle has been completed, end of scan IRQ pending</p>
11 EOSIO	<p>End of Scan Interrupt</p> <p>This bit indicates whether a scan of analog inputs have been completed since the last read of the status register or since a reset. This bit is cleared by writing a one to it. This bit cannot be set by software. STAT[EOSIO] is the preferred bit to poll for scan completion if interrupts are not enabled.</p> <p>In looping scan modes, this interrupt is triggered at the completion of each iteration of the loop.</p> <p>This interrupt is triggered upon the completion of any scan except for the completion of a B converter scan in non-simultaneous parallel scan modes.</p> <p>0 A scan cycle has not been completed, no end of scan IRQ pending                      1 A scan cycle has been completed, end of scan IRQ pending</p>
10 ZCI	<p>Zero Crossing Interrupt</p> <p>If the respective offset register is configured by having a value greater than 0000h, zero crossing checking is enabled. If the offset register is programmed with 7FF8h, the result will always be less than or equal to zero. On the other hand, if 0000h is programmed into the offset register, the result will always be greater than or equal to zero, and no zero crossing can occur because the sign of the result will not change. This interrupt asserts at the completion of an individual conversion which may or may not be the end of a scan.</p> <p>This bit is cleared by writing a "1" to all active ZXSTAT * [ZCS] bits.</p> <p>0 No zero crossing interrupt request                      1 Zero crossing encountered, IRQ pending if CTRL1[ZCIE] is set</p>
9 LLMTI	<p>Low Limit Interrupt</p> <p>If the respective low limit register is enabled by having a value other than 0000h, low limit checking is enabled. This interrupt asserts at the completion of an individual conversion which may or may not be the end of a scan.</p> <p>This bit is cleared by writing a "1" to all active LIMSTAT * [LLS] bits.</p> <p>0 No low limit interrupt request                      1 Low limit exceeded, IRQ pending if CTRL1[LLMTIE] is set</p>
8 HLMTI	<p>High Limit Interrupt</p> <p>If the respective high limit register is enabled by having a value other than 7FF8h, high limit checking is enabled. This interrupt asserts at the completion of an individual conversion which may or may not be the end of a scan.</p> <p>This bit is cleared by writing a "1" to all active LIMSTAT * [HLS] bits.</p> <p>0 No high limit interrupt request                      1 High limit exceeded, IRQ pending if CTRL1[HLMTIE] is set</p>
7-0 UNDEFINED	<p>This read-only bitfield is undefined and will always contain random data.</p>

### 24.3.11 ADC Ready Register (ADC\_RDY)

This register provides the current status of the ADC conversions. RDY[RDYx] bits are cleared by reading their corresponding result registers (RSLTx).

Address: E500h base + Ah offset = E50Ah




#### ADC\_RDY field descriptions

Field	Description
15–0 RDY[15:0]	<p>Ready Sample</p> <p>These bits indicate samples fifteen through zero are ready to be read. These bits are cleared after a read from the respective results register. The RDY[RDYn] bits are set as the individual channel conversions are completed. Polling the RDY[RDYn] bits can determine if a particular sample is ready to be read.</p> <p>0 Sample not ready or has been read 1 Sample ready to be read</p>

### 24.3.12 ADC Low Limit Status Register (ADC\_LOLIMSTAT)

The low limit status register latches in the result of the comparison between the result of the sample and the respective low limit register, LOLIM0-15. Here is an example: If the result for the channel programmed in CLIST1[SAMPLE0] is lower than the value programmed into the Low Limit Register zero, then the LIMSTAT[LLS0] bit is set to one. An interrupt is generated if the CTRL1[LLMTIE] bit is set. These bits are sticky. They are not cleared automatically by subsequent conversions. Each bit is cleared only by writing a value of one to that specific bit.

Address: E500h base + Bh offset = E50Bh



### ADC\_LOLIMSTAT field descriptions

Field	Description
15–0 LLS[15:0]	Low Limit Status Bits

### 24.3.13 ADC High Limit Status Register (ADC\_HILIMSTAT)

The high limit status register latches in the result of the comparison between the result of the sample and the respective high limit register, HILIM0-15. Here is an example: If the result for the channel programmed in CLIST1[SAMPLE0] is greater than the value programmed into the High Limit Register zero, then the LIMSTAT[HLS0] bit is set to one. An interrupt is generated if the CTRL1[HLMTIE] bit is set. These bits are sticky. They are not cleared automatically by subsequent conversions. Each bit is cleared only by writing a value of one to that specific bit.

Address: E500h base + Ch offset = E50Ch

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	HLS[15:0]															
Write	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### ADC\_HILIMSTAT field descriptions

Field	Description
15–0 HLS[15:0]	High Limit Status Bits

### 24.3.14 ADC Zero Crossing Status Register (ADC\_ZXSTAT)

Address: E500h base + Dh offset = E50Dh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	ZCS[15:0]															
Write	w1c															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### ADC\_ZXSTAT field descriptions

Field	Description
15–0 ZCS[15:0]	Zero Crossing Status

### ADC\_ZXSTAT field descriptions (continued)

Field	Description
	The zero crossing condition is determined by examining the ADC value after it has been adjusted by the offset for the result register. Each bit of the register is cleared by writing a one to that register bit.
0	Either: <ul style="list-style-type: none"> <li>• A sign change did not occur in a comparison between the current channelx result and the previous channelx result, or</li> <li>• Zero crossing control is disabled for channelx in the zero crossing control register, ZXCTRL</li> </ul>
1	In a comparison between the current channelx result and the previous channelx result, a sign change condition occurred as defined in the zero crossing control register (ZXCTRL)

### 24.3.15 ADC Result Registers with sign extension (ADC\_RSLTn)

The result registers contain the converted results from a scan. The CLIST1[SAMPLE0] result is loaded into RSLT0, CLIST1[SAMPLE1] result in RSLT1, and so on. In a parallel scan mode, the first channel pair designated by CLIST1[SAMPLE0] and CLIST3[SAMPLE8] are stored in RSLT0 and RSLT8, respectively.

#### Note

When writing to this register, only the RSLT portion of the value written is used. This value is modified and the result of the subtraction is stored. The SEXT bit is only set as a result of this subtraction and is not directly determined by the value written.

Address: E500h base + Eh offset + (1d × i), where i=0d to 15d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	SEXT		RSLT											0		
Write	[Shaded]		RSLT											[Shaded]		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### ADC\_RSLTn field descriptions

Field	Description
15 SEXT	Sign Extend  This is the sign-extend bit of the result. RSLT*[SEXT] set to one implies a negative result. RSLT*[SEXT] set to zero implies a positive result. If unsigned results are required, then the respective offset register must be set to a value of zero.
14–3 RSLT	Digital Result of the Conversion  RSLT can be interpreted as either a signed integer or a signed fractional number. As a signed fractional number, the RSLT can be used directly. As a signed integer, it is an option to right shift with sign extend (ASR) three places and interpret the number, or accept the number as presented, knowing there are missing codes. The lower three bits are always going to be zero.

Table continues on the next page...

### ADC\_RSLT $n$ field descriptions (continued)

Field	Description
	Negative results, RSLT*[SEXT] = 1, are always presented in two's complement format. If it is a requirement of your application that the result registers always be positive, the offset registers must always be set to zero.  The interpretation of the numbers programmed into the limit and offset registers, LOLIM, HILIM, and OFFST should match your interpretation of the result register.
2–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

### 24.3.16 ADC Low Limit Registers (ADC\_LOLIM $n$ )

Each ADC sample is compared against the values in the limit registers. The comparison is based upon the raw conversion value with no offset correction applied. The limit register used corresponds to the result register the value will be written to. The high limit register is used for the comparison of Result > High Limit. The low limit register is used for the comparison of Result < Low Limit. The limit checking can be disabled by programming the respective limit register with 7FF8h for the high limit and 0000h for the low limit. At reset, limit checking is disabled.

Address: E500h base + 1Eh offset + (1d × i), where i=0d to 15d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0	LLMT												0		
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### ADC\_LOLIM $n$ field descriptions

Field	Description
15 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
14–3 LLMT	Low Limit Bits
2–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

### 24.3.17 ADC High Limit Registers (ADC\_HILIMn)

Each ADC sample is compared against the values in the limit registers. The comparison is based upon the raw conversion value with no offset correction applied. The limit register used corresponds to the result register the value will be written to. The high limit register is used for the comparison of Result > High Limit. The low limit register is used for the comparison of Result < Low Limit. The limit checking can be disabled by programming the respective limit register with 7FF8h for the high limit and 0000h for the low limit. At reset, limit checking is disabled.

Address: E500h base + 2Eh offset + (1d × i), where i=0d to 15d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0	HLMT											0			
Write																
Reset	0	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0

#### ADC\_HILIMn field descriptions

Field	Description
15 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
14–3 HLMT	High Limit Bits
2–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

### 24.3.18 ADC Offset Registers (ADC\_OFFSTn)

The value of the offset register is used to correct the ADC result before it is stored in the RSLT registers.

The offset value is subtracted from the ADC result. To obtain unsigned results, program the respective offset register with a value of \$0000, thus giving a result range of \$0000 to \$7FF8.

Address: E500h base + 3Eh offset + (1d × i), where i=0d to 15d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0	OFFSET											0			
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### ADC\_OFFSTn field descriptions

Field	Description
15 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
14–3 OFFSET	ADC Offset Bits
2–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

### 24.3.19 ADC Power Control Register (ADC\_PWR)

This register controls the power management features of the ADC module. There are individual manual power down controls for the two ADC converters and the voltage reference generators. There are also five distinct power modes. The following terms are used to describe power modes and their related controls.

Power down state	Each converter and voltage reference generator can individually be put into a power down state. When powered down, the unit consumes no power. Results of scans referencing a powered down converter are undefined. At least one converter must be powered up to use the ADC module.
Manual power down controls	Each converter and voltage reference generator have a manual power control bit capable of putting that component into the power down state. Converters have other mechanisms that can automatically put them into the power down state.
Idle state	The ADC module is idle when neither of the two converters has a scan in process.
Active state	The ADC module is active when at least one of the two converters has a scan in process.
Current Mode	Both converters share a common current mode. Normal current mode is used to power the converters at clock rates above 600kHz. Current mode does not affect the number of ADC clock cycles required to do a conversion or the accuracy of a conversion. The ADC module may change the current mode when idle as part of the power saving strategy.
Startup delay	Auto-powerdown and auto-standby power modes cause a startup delay when the ADC module goes between the idle and active states to allow time to switch clocks or power configurations.

Address: E500h base + 4Eh offset = E54Eh

Bit	15	14	13	12	11	10	9	8
Read	ASB	0		1	PSTS1	PSTS0	PUDELAY	
Write								
Reset	0	0	0	1	1	1	0	1

Bit	7	6	5	4	3	2	1	0
Read	PUDELAY				APD	1	PD1	PD0
Write								
Reset	1	0	1	0	0	1	1	1

**ADC\_PWR field descriptions**

Field	Description
15 ASB	<p>Auto Standby</p> <p>This bit selects auto-standby mode. PWR[ASB] is ignored if PWR[APD] is 1. When the ADC is idle, auto-standby mode selects the standby clock as the ADC clock source and puts the converters into standby current mode. At the start of any scan, the conversion clock is selected as the ADC clock and the ADC will initiate the scan. When the ADC returns to the idle state, the standby clock is again selected and the converters revert to the standby current state.</p> <p><b>NOTE:</b> This mode is not recommended for conversion clock rates at or below 100 kHz. Instead, set PWR[ASB and APD]=0 and use standby power mode (normal mode with a sufficiently slow conversion clock so that standby current mode automatically engages). This provides the advantages of standby current mode while avoiding the clock switching .</p> <p><b>NOTE:</b> Set PWR[ASB] prior to clearing PWR[PD1/0].</p> <p>0 Auto standby mode disabled 1 Auto standby mode enabled</p>
14–13 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
12 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 1.</p>
11 PST1	<p>ADC Converter B Power Status</p> <p>This bit is asserted immediately following a write of "1" to PWR[PD1]. It is de-asserted PWR[PUDELAY] ADC clock cycles after a write of "0" to PWR[PD1] if PWR[APD] is "0". This bit can be read as a status bit to determine when the ADC is ready for operation. During auto-powerdown mode, this bit indicates the current powered state of converter B.</p> <p>0 ADC Converter B is currently powered up 1 ADC Converter B is currently powered down</p>
10 PST0	<p>ADC Converter A Power Status</p> <p>This bit is asserted immediately following a write of "1" to PWR[PD0]. It is de-asserted PWR[PUDELAY] ADC clock cycles after a write of "0" to PWR[PD0] if PWR[APD] is "0". This bit can be read as a status bit to determine when the ADC is ready for operation. During auto-powerdown mode, this bit indicates the current powered state of converter A.</p> <p>0 ADC Converter A is currently powered up 1 ADC Converter A is currently powered down</p>
9–4 PUDELAY	<p>Power Up Delay</p> <p>This 6-bit field determines the number of ADC clocks provided to power up an ADC converter (after setting PWR[PD0 or PD1] to 0) before allowing a scan to start. It also determines the number of ADC clocks of delay provided in auto-powerdown (APD) mode between when the ADC goes from the idle to active state and when the scan is allowed to start. The default value is 13 ADC clocks. Accuracy of the initial conversions in a scan will be degraded if PWR[PUDELAY] is set to too small a value.</p>

*Table continues on the next page...*



**ADC\_PWR field descriptions (continued)**

Field	Description
	<p><b>NOTE:</b> PWR[PUDELAY] defaults to a value that is typically sufficient for any power mode. The latency of a scan can be reduced by reducing PWR[PUDELAY] to the lowest value for which accuracy is not degraded. Refer to the data sheet for further details.</p>
3 APD	<p>Auto Powerdown</p> <p>Auto-powerdown mode powers down converters when not in use for a scan. PWR[APD] takes precedence over PWR[ASB]. When a scan is started in PWR[APD] mode, a delay of PWR[PUDELAY] ADC clock cycles is imposed during which the needed converter(s), if idle, are powered up. The ADC will then initiate a scan equivalent to that done when PWR[APD] is not active. When the scan is completed, the converter(s) are powered down again.</p> <p><b>NOTE:</b> If PWR[ASB or APD] is asserted while a scan is in progress, that scan is unaffected and the ADC will wait to enter its low power state until after all conversions are complete and both ADCs are idle.</p> <p>PWR[ASB and APD] are not useful in looping modes. The continuous nature of scanning means that the low power state can never be entered.</p> <p>0 Auto Powerdown Mode is not active 1 Auto Powerdown Mode is active</p>
2 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 1.</p>
1 PD1	<p>Manual Power Down for Converter B</p> <p>This bit forces ADC converter B to power down.</p> <p>Asserting this bit powers down converter B immediately. The results of a scan using converter B will be invalid while PWR[PD1] is asserted. When PWR[PD1] is cleared, converter B is either continuously powered up (PWR[APD] = 0) or automatically powered up when needed (PWR[APD]=1).</p> <p>When clearing this bit in any power mode except auto-powerdown (PWR[APD]=1), wait PWR[PUDELAY] ADC clock cycles before initiating a scan to stabilize power levels within the converter. The PWR[PSTS1] bit can be polled to determine when the PWR[PUDELAY] time has elapsed. Failure to follow this procedure can result in loss of accuracy of the first two samples.</p> <p>0 Power Up ADC converter B 1 Power Down ADC converter B</p>
0 PD0	<p>Manual Power Down for Converter A</p> <p>This bit forces ADC converter A to power down.</p> <p>Asserting this bit powers down converter A immediately. The results of a scan using converter A will be invalid while PWR[PD0] is asserted. When PWR[PD0] is cleared, converter A is either continuously powered up (PWR[APD] = 0) or automatically powered up when needed (PWR[APD]=1).</p> <p>When clearing this bit in any power mode except auto-powerdown (PWR[APD]=1), wait PWR[PUDELAY] ADC clock cycles before initiating a scan to stabilize power levels within the converter. The PWR[PSTS0] bit can be polled to determine when the PWR[PUDELAY] time has elapsed. Failure to follow this procedure can result in loss of accuracy of the first two samples.</p> <p>0 Power Up ADC converter A 1 Power Down ADC converter A</p>

## 24.3.20 ADC Calibration Register (ADC\_CAL)

The ADC provides for off-chip references that can be used for ADC conversions.

Address: E500h base + 4Fh offset = E54Fh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	SEL_VREFH_B	SEL_VREFL_B	SEL_VREFH_A	SEL_VREFL_A	0				0			0				
Write	SEL_VREFH_B	SEL_VREFL_B	SEL_VREFH_A	SEL_VREFL_A	[Shaded]											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### ADC\_CAL field descriptions

Field	Description
15 SEL_VREFH_B	Select V <sub>REFH</sub> Source This bit selects the source of the V <sub>REFH</sub> reference for all conversions in converter 1. 0 Internal VDDA 1 ANB2
14 SEL_VREFL_B	Select V <sub>REFLO</sub> Source This bit selects the source of the V <sub>REFLO</sub> reference for all conversions in converter 1. 0 Internal VSSA 1 ANB3
13 SEL_VREFH_A	Select V <sub>REFH</sub> Source This bit selects the source of the V <sub>REFH</sub> reference for all conversions in converter 0. 0 Internal VDDA 1 ANA2
12 SEL_VREFL_A	Select V <sub>REFLO</sub> Source This bit selects the source of the V <sub>REFLO</sub> reference for all conversions in converter 0. 0 Internal VSSA 1 ANA3
11–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3–2 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
1–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

### 24.3.21 Gain Control 1 Register (ADC\_GC1)

The gain control registers are used to control amplification of each of the 16 input channels. GAIN0-GAIN7 control the amplification of inputs ANA0-ANA7 while GAIN8-GAIN15 control the amplification of inputs ANB0-ANB7.

Address: E500h base + 50h offset = E550h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	GAIN7		GAIN6		GAIN5		GAIN4		GAIN3		GAIN2		GAIN1		GAIN0	
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### ADC\_GC1 field descriptions

Field	Description
15–14 GAIN7	Gain Control Bit 7 GAIN 7 controls ANA7 00 x1 amplification 01 x2 amplification 10 x4 amplification 11 reserved
13–12 GAIN6	Gain Control Bit 6 GAIN 6 controls ANA6 00 x1 amplification 01 x2 amplification 10 x4 amplification 11 reserved
11–10 GAIN5	Gain Control Bit 5 GAIN 5 controls ANA5 00 x1 amplification 01 x2 amplification 10 x4 amplification 11 reserved
9–8 GAIN4	Gain Control Bit 4 GAIN 4 controls ANA4 00 x1 amplification 01 x2 amplification 10 x4 amplification 11 reserved

Table continues on the next page...

### ADC\_GC1 field descriptions (continued)

Field	Description
7-6 GAIN3	Gain Control Bit 3  GAIN 3 controls ANA3  00 x1 amplification 01 x2 amplification 10 x4 amplification 11 reserved
5-4 GAIN2	Gain Control Bit 2  GAIN 2 controls ANA2  00 x1 amplification 01 x2 amplification 10 x4 amplification 11 reserved
3-2 GAIN1	Gain Control Bit 1  GAIN 1 controls ANA1  00 x1 amplification 01 x2 amplification 10 x4 amplification 11 reserved
1-0 GAIN0	Gain Control Bit 0  GAIN 0 controls ANA0  00 x1 amplification 01 x2 amplification 10 x4 amplification 11 reserved

### 24.3.22 Gain Control 2 Register (ADC\_GC2)

The gain control registers are used to control amplification of each of the 16 input channels. GAIN0-GAIN7 control the amplification of inputs ANA0-ANA7 while GAIN8-GAIN15 control the amplification of inputs ANB0-ANB7.

Address: E500h base + 51h offset = E551h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	GAIN15		GAIN14		GAIN13		GAIN12		GAIN11		GAIN10		GAIN9		GAIN8	
Write	0		0		0		0		0		0		0		0	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ADC\_GC2 field descriptions**

Field	Description
15–14 GAIN15	Gain Control Bit 15 GAIN 15 controls ANB7  00 x1 amplification 01 x2 amplification 10 x4 amplification 11 reserved
13–12 GAIN14	Gain Control Bit 14 GAIN 14 controls ANB6  00 x1 amplification 01 x2 amplification 10 x4 amplification 11 reserved
11–10 GAIN13	Gain Control Bit 13 GAIN 13 controls ANB5  00 x1 amplification 01 x2 amplification 10 x4 amplification 11 reserved
9–8 GAIN12	Gain Control Bit 12 GAIN 12 controls ANB4  00 x1 amplification 01 x2 amplification 10 x4 amplification 11 reserved
7–6 GAIN11	Gain Control Bit 11 GAIN 11 controls ANB3  00 x1 amplification 01 x2 amplification 10 x4 amplification 11 reserved
5–4 GAIN10	Gain Control Bit 10 GAIN 10 controls ANB2  00 x1 amplification 01 x2 amplification 10 x4 amplification 11 reserved
3–2 GAIN9	Gain Control Bit 9 GAIN 9 controls ANB1

*Table continues on the next page...*

### ADC\_GC2 field descriptions (continued)

Field	Description
	00 x1 amplification 01 x2 amplification 10 x4 amplification 11 reserved
1-0 GAIN8	Gain Control Bit 8  GAIN 8 controls ANB0  00 x1 amplification 01 x2 amplification 10 x4 amplification 11 reserved

### 24.3.23 ADC Scan Control Register (ADC\_SCTRL)

This register is an extension to the CLIST1-4 registers, providing the ability to pause and await a new sync while processing samples programmed in the CLIST\*[SAMPLE0–SAMPLE15] fields.

These 16 control bits are used to determine whether a sample in a scan occurs immediately or if the sample waits for an enabled sync input to occur. The sync input must occur after the conversion of the current sample completes. During sequential mode scans, the SCTRL[SC] bits are used in order from SC0 to SC15. During simultaneous parallel scan modes, the bits are used in order from SC0 to SC3 and SC8 to SC11. In non-simultaneous parallel scans, ADCA uses the bits in order from SC0 to SC3 followed by SC8 to SC11. ADCB will use bits SC4 to SC7 followed by SC12 to SC15 in non-simultaneous parallel scans.

When setting SCTRL[SC0], don't set CTRL1[START0] or CTRL2[START1]. Just clear CTRL1[STOP0] or CTRL2[STOP1] and the first enabled sync input will start the scan.

Setting SC0 delays sample 0 until a sync pulse occurs. Setting SC1 delays sample 1 until a sync pulse occurs after completing sample 0.

#### NOTE

Address: E500h base + 52h offset = E552h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	SC[15:0]															
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### ADC\_SCTRL field descriptions

Field	Description
15–0 SC[15:0]	Scan Control Bits 0 Perform sample immediately after the completion of the current sample. 1 Delay sample until a new sync input occurs.

### 24.3.24 ADC Power Control Register 2 (ADC\_PWR2)

Address: E500h base + 53h offset = E553h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0									0			0		0	
Write																
Reset	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0

### ADC\_PWR2 field descriptions

Field	Description
15–14 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
13–8 DIV1	Clock Divisor Select The divider circuit operates in the same manner as the CTRL2[DIV0] field but is used to generate the clock used by ADCB during parallel non-simultaneous scan modes.
7–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3–2 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
1–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

### 24.3.25 ADC Control Register 3 (ADC\_CTRL3)

Address: E500h base + 54h offset = E554h

Bit	15	14	13	12	11	10	9	8
Read								
Write								
Reset	0	0	0	0	0	0	0	0

Bit	7	6	5	4	3	2	1	0
Read	0						0	
Write								
Reset	0	0	0	0	0	0	0	0

### ADC\_CTRL3 field descriptions

Field	Description
15–12 UPDEN_H	<p>Unipolar Differential Enable High bits</p> <p>The bits configure differential conversions for either unipolar or fully differential mode. These bits only apply to analog input pairs configured for differential measurements using the CTRL2[CHNCFG_H] bits. Refer to the CTRL2[CHNCFG_H] bit's description for details.</p> <p>xxx1 <b>Inputs = ANA4-ANA5</b> — Unipolar differential mode enabled on ANA4-ANA5            xxx0 <b>Inputs = ANA4-ANA5</b> — Fully differential mode enabled on ANA4-ANA5            xx1x <b>Inputs = ANA6-ANA7</b> — Unipolar differential mode enabled on ANA6-ANA7            xx0x <b>Inputs = ANA6-ANA7</b> — Fully differential mode enabled on ANA6-ANA7            x1xx <b>Inputs = ANB4-ANB5</b> — Unipolar differential mode enabled on ANB4-ANB5            x0xx <b>Inputs = ANB4-ANB5</b> — Fully differential mode enabled on ANB4-ANB5            1xxx <b>Inputs = ANB6-ANB7</b> — Unipolar differential mode enabled on ANB6-ANB7            0xxx <b>Inputs = ANB6-ANB7</b> — Fully differential mode enabled on ANB6-ANB7</p>
11–8 UPDEN_L	<p>Unipolar Differential Enable Low bits</p> <p>The bits configure differential conversions for either unipolar or fully differential mode. These bits only apply to analog input pairs configured for differential measurements using the CTRL2[CHNCFG_H] bits. Refer to the CTRL1[CHNCFG_L] bit's description for details.</p> <p>xxx1 <b>Inputs = ANA0-ANA1</b> — Unipolar differential mode enabled on ANA0-ANA1            xxx0 <b>Inputs = ANA0-ANA1</b> — Fully differential mode enabled on ANA0-ANA1            xx1x <b>Inputs = ANA2-ANA3</b> — Unipolar differential mode enabled on ANA2-ANA3            xx0x <b>Inputs = ANA2-ANA3</b> — Fully differential mode enabled on ANA2-ANA3            x1xx <b>Inputs = ANB0-ANB1</b> — Unipolar differential mode enabled on ANB0-ANB1            x0xx <b>Inputs = ANB0-ANB1</b> — Fully differential mode enabled on ANB0-ANB1            1xxx <b>Inputs = ANB2-ANB3</b> — Unipolar differential mode enabled on ANB2-ANB3            0xxx <b>Inputs = ANB2-ANB3</b> — Fully differential mode enabled on ANB2-ANB3</p>
7 Reserved	<p>This field is reserved.            This read-only field is reserved and always has the value 0.</p>
6 DMASRC	<p>DMA Trigger Source</p> <p>During sequential and simultaneous parallel scan modes CTRL3[DMASRC] selects between EOSI0 and RDY bits as the DMA source. During non-simultaneous parallel scan mode CTRL3[DMASRC] selects between EOSI0/EOSI1 for converters A and B, and the RDY bits as the DMA source.</p> <p>0 DMA trigger source is end of scan interrupt            1 DMA trigger source is RDY bits</p>
5–3 Reserved	<p>This field is reserved.            This read-only field is reserved and always has the value 0.</p>
2–0 Reserved	<p>This field is reserved.            This read-only field is reserved and always has the value 0.</p>



### 24.3.26 ADC Scan Halted Interrupt Enable Register (ADC\_SCHLTEN)

This register is used with the scan control register (SCTRL) and the ready register (RDY) to select the samples that will generate a scan halted interrupt when the scan is paused by the SCTRL. Only the samples enabled in SCTRL should have their scan halted interrupt enables be set.

Address: E500h base + 55h offset = E555h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	SCHLTEN[15:0]															
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### ADC\_SCHLTEN field descriptions

Field	Description
15–0 SCHLTEN[15:0]	Scan Halted Interrupt Enable 0 Scan halted interrupt is not enabled for this sample. 1 Scan halted interrupt is enabled for this sample.

### 24.3.27 ADC Zero Crossing Control 3 Register (ADC\_ZXCTRL3)

Address: E500h base + 58h offset = E558h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								ZCE19	ZCE18	ZCE17	ZCE16				
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### ADC\_ZXCTRL3 field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–6 ZCE19	Zero crossing enable 19 00 <b>Zero Crossing disabled</b> 01 <b>Zero Crossing enabled for positive to negative sign change</b> 10 <b>Zero Crossing enabled for negative to positive sign change</b> 11 <b>Zero Crossing enabled for any sign change</b>
5–4 ZCE18	Zero crossing enable 18 00 <b>Zero Crossing disabled</b> 01 <b>Zero Crossing enabled for positive to negative sign change</b>

*Table continues on the next page...*

### ADC\_ZXCTRL3 field descriptions (continued)

Field	Description
	10 <b>Zero Crossing enabled for negative to positive sign change</b> 11 <b>Zero Crossing enabled for any sign change</b>
3–2 ZCE17	Zero crossing enable 17  00 <b>Zero Crossing disabled</b> 01 <b>Zero Crossing enabled for positive to negative sign change</b> 10 <b>Zero Crossing enabled for negative to positive sign change</b> 11 <b>Zero Crossing enabled for any sign change</b>
1–0 ZCE16	Zero crossing enable 16  00 <b>Zero Crossing disabled</b> 01 <b>Zero Crossing enabled for positive to negative sign change</b> 10 <b>Zero Crossing enabled for negative to positive sign change</b> 11 <b>Zero Crossing enabled for any sign change</b>

### 24.3.28 ADC Channel List Register 5 (ADC\_CLIST5)

Address: E500h base + 59h offset = E559h

Bit	15	14	13	12	11	10	9	8
Read	0				SEL_	SEL_	SEL_	SEL_
Write					INTERNAL_	TEMP_1	INTERNAL_	TEMP_0
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	SAMPLE19		SAMPLE18		SAMPLE17		SAMPLE16	
Write	SAMPLE19		SAMPLE18		SAMPLE17		SAMPLE16	
Reset	1	1	1	0	0	1	0	0

### ADC\_CLIST5 field descriptions

Field	Description
15–12 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
11 SEL_	Select On-Chip Analog Input Alternate Source  This bit selects the source of the ADCB7 input as being either the input pin ADCB7 or ADCB on-chip analog input.  0 <b>Normal operation (ADCB7)</b> 1 <b>ADCB7 input is replaced with ADCB on-chip analog input</b>
10 SEL_	Select Temperature Sensor Alternate Source  This bit selects the source of the ADCB6 input as being either the input pin ADCB6 or ADCB temperature sensosr.

*Table continues on the next page...*

**ADC\_CLIST5 field descriptions (continued)**

Field	Description
	0 <b>Normal Operation (ADCB6)</b> 1 <b>ADCB6 input is replaced with ADCB temperature sensor</b>
9 SEL_INTERNAL_0	Select On-Chip Analog Input Alternate Source  This bit selects the source of the ADCA7 input as being either the input pin ADCA7 or ADCA on-chip analog input.  0 <b>Normal Operation (ADCA7)</b> 1 <b>ADCA7 input is replaced with ADCA on-chip analog input</b>
8 SEL_TEMP_0	Select Temperature Sensor Alternate Source  This bit selects the source of the ADCA6 input as being either the input pin ADCA6 or ADCA temperature sensor.  0 <b>Normal Operation (ADCA6)</b> 1 <b>ADCA6 input is replaced with ADCA temperature sensor</b>
7-6 SAMPLE19	Sample Field 19  00 <b>Single Ended: ADCA temperature sensor</b> 01 <b>Single Ended: ADCA analog input for on-chip generated signals</b> 10 <b>Single Ended: ADCB temperature sensor</b> 11 <b>Single Ended: ADCB analog input for on-chip generated signals</b>
5-4 SAMPLE18	Sample Field 18  00 <b>Single Ended: ADCA temperature sensor</b> 01 <b>Single Ended: ADCA analog input for on-chip generated signals</b> 10 <b>Single Ended: ADCB temperature sensor</b> 11 <b>Single Ended: ADC B analog input for on-chip generated signals</b>
3-2 SAMPLE17	Sample Field 17  00 <b>Single Ended: ADCA temperature sensor</b> 01 <b>Single Ended: ADCA analog input for on-chip generated signals</b> 10 <b>Single Ended: ADCB temperature sensor</b> 11 <b>Single Ended: ADCB analog input for on-chip generated signals</b>
1-0 SAMPLE16	Sample Field 16  00 <b>Single Ended: ADCA temperature sensor</b> 01 <b>Single Ended: ADCA analog input for on-chip generated signals</b> 10 <b>Single Ended: ADCB temperature sensor</b> 11 <b>Single Ended: ADCB analog input for on-chip generated signals</b>

**24.3.29 ADC Sample Disable Register 2 (ADC\_SDIS2)**

Address: E500h base + 5Ah offset = E55Ah

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								DS							
Write	[Shaded]															
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

### ADC\_SDIS2 field descriptions

Field	Description
15–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3–0 DS	<p>Disable Sample Bits</p> <p>0 Enable CLIST*[SAMPLEx].</p> <p>1 Disable CLIST*[SAMPLEx] and all subsequent samples. Which samples are actually disabled will depend on the conversion mode, sequential/parallel, and the value of CTRL2[SIMULT].</p> <p><b>NOTE:</b> Please note that enabling the four extra sample slots by themselves (ADC_SDIS=FFFF, and samples enabled in ADC_SDIS2 ) is supported only in once sequential mode. Sequential loop, and parallel (both sequential and loop) modes are not supported. It is suggested to poll the ADC_RDY2 register to check for conversion completion for this case.</p>

### 24.3.30 ADC Ready Register 2 (ADC\_RDY2)

This register provides the current status of the ADC conversions. RDY2[RDYx] bits are cleared by reading their corresponding result registers (RSLTx).

Address: E500h base + 5Bh offset = E55Bh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								RDY[3:0]							
Write	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### ADC\_RDY2 field descriptions

Field	Description
15–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3–0 RDY[3:0]	<p>Ready Sample</p> <p>These bits indicate samples nineteen through sixteen are ready to be read. These bits are cleared after a read from the respective results register. The RDY2[RDYn] bits are set as the individual channel conversions are completed. Polling the RDY2[RDYn] bits can determine if a particular sample is ready to be read.</p> <p>0 Sample not ready or has been read</p> <p>1 Sample ready to be read</p>

### 24.3.31 ADC Low Limit Status Register 2 (ADC\_LOLIMSTAT2)

The low limit status register 2 provides the same function as the low limit status register (LOLIMSTAT2) for SAMPLEs 16-19.

Address: E500h base + 5Ch offset = E55Ch

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								LLS[3:0]							
Write									w1c							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### ADC\_LOLIMSTAT2 field descriptions

Field	Description
15–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3–0 LLS[3:0]	Low Limit Status Bits

### 24.3.32 ADC High Limit Status Register 2 (ADC\_HILIMSTAT2)

The high limit status register 2 provides the same function as the high limit status register (HILIMSTAT) for SAMPLEs 16-19.

Address: E500h base + 5Dh offset = E55Dh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								HLS[3:0]							
Write									w1c							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### ADC\_HILIMSTAT2 field descriptions

Field	Description
15–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3–0 HLS[3:0]	High Limit Status Bits

### 24.3.33 ADC Zero Crossing Status Register 2 (ADC\_ZXSTAT2)

The zero crossing status register 2 provides the same function as the zero crossing status register (ZXSTAT) for SAMPLEs 16-19.

Address: E500h base + 5Eh offset = E55Eh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								ZCS[3:0]							
Write									w1c							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### ADC\_ZXSTAT2 field descriptions

Field	Description
15–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3–0 ZCS[3:0]	Zero Crossing Status The zero crossing condition is determined by examining the ADC value after it has been adjusted by the offset for the result register. Each bit of the register is cleared by writing a one to that register bit.  0 Either: <ul style="list-style-type: none"> <li>• A sign change did not occur in a comparison between the current channelx result and the previous channelx result, or</li> <li>• Zero crossing control is disabled for channelx in the zero crossing control register, ZXCTRL3</li> </ul> 1 In a comparison between the current channelx result and the previous channelx result, a sign change condition occurred as defined in the zero crossing control register (ZXCTRL3)

### 24.3.34 ADC Result Registers 2 with sign extension (ADC\_RSLT2n)

The result registers contain the converted results from a scan. The CLIST5[SAMPLE16] result is loaded into RSLT16, CLIST5[SAMPLE17] result in RSLT17, and so on. In a parallel scan mode, the first channel pair designated by CLIST5[SAMPLE16] and CLIST5[SAMPLE18] are stored in RSLT16 and RSLT18, respectively.

#### Note

When writing to this register, only the RSLT portion of the value written is used. This value is modified and the result of the subtraction is stored. The SEXT bit is only set as a result of this subtraction and is not directly determined by the value written.

Address: E500h base + 5Fh offset + (1d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	SEXT	RSLT											0			
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ADC\_RSLT2n field descriptions**

Field	Description
15 SEXT	Sign Extend  This is the sign-extend bit of the result. RSLT*[SEXT] set to one implies a negative result. RSLT*[SEXT] set to zero implies a positive result. If positive results are required, then the respective offset register must be set to a value of zero.
14–3 RSLT	Digital Result of the Conversion  RSLT can be interpreted as either a signed integer or a signed fractional number. As a signed fractional number, the RSLT can be used directly. As a signed integer, it is an option to right shift with sign extend (ASR) three places and interpret the number, or accept the number as presented, knowing there are missing codes. The lower three bits are always going to be zero.  Negative results, RSLT*[SEXT] = 1, are always presented in two's complement format. If it is a requirement of your application that the result registers always be positive, the offset registers must always be set to zero.  The interpretation of the numbers programmed into the limit and offset registers, LOLIM2, HILIM2, and OFFST2 should match your interpretation of the result register.
2–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

**24.3.35 ADC Low Limit Registers 2 (ADC\_LOLIM2n)**

The low limit registers 2 provide the same function as the low limit registers (LOLIM) for SAMPLEs 16-19.

Address: E500h base + 63h offset + (1d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0	LLMT											0			
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ADC\_LOLIM2n field descriptions**

Field	Description
15 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
14–3 LLMT	Low Limit Bits

Table continues on the next page...

### ADC\_LOLIM2n field descriptions (continued)

Field	Description
2-0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

### 24.3.36 ADC High Limit Registers 2 (ADC\_HILIM2n)

The high limit registers 2 provide the same function as the high limit registers (HILIM) for SAMPLEs 16-19.

Address: E500h base + 67h offset + (1d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0	HLMT											0			
Write	0															
Reset	0	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0

#### ADC\_HILIM2n field descriptions

Field	Description
15 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
14-3 HLMT	High Limit Bits
2-0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

### 24.3.37 ADC Offset Registers 2 (ADC\_OFFST2n)

The offset registers 2 provide the same function as the offset registers (OFFST) for SAMPLEs 16-19.

Address: E500h base + 6Bh offset + (1d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0	OFFSET											0			
Write	0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



### ADC\_OFFST2n field descriptions

Field	Description
15 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
14–3 OFFSET	ADC Offset Bits
2–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

### 24.3.38 Gain Control 3 Register (ADC\_GC3)

The gain control registers are used to control amplification of each of the 4 analog inputs for on-chip generated signals. GAIN16-GAIN17 control the amplification of the ADCA temperature sensor and analog input for on-chip analog generated signals, while GAIN18-GAIN19 control the amplification of the ADCB temperature sensor and analog input for on-chip generated analog signals.

Address: E500h base + 6Fh offset = E56Fh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								GAIN19		GAIN18		GAIN17		GAIN16	
Write	0								0		0		0		0	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### ADC\_GC3 field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–6 GAIN19	Gain Control Bit 19  GAIN 19 controls ADCB analog input for on-chip generated signals  00 x1 amplification 01 x2 amplification 10 x4 amplification 11 reserved
5–4 GAIN18	Gain Control Bit 18  GAIN 18 ADCB temperature sensor  00 x1 amplification 01 x2 amplification 10 x4 amplification 11 reserved

*Table continues on the next page...*

### ADC\_GC3 field descriptions (continued)

Field	Description
3–2 GAIN17	Gain Control Bit 17  GAIN 17 controls ADCA analog input for on-chip generated signals  00 x1 amplification 01 x2 amplification 10 x4 amplification 11 reserved
1–0 GAIN16	Gain Control Bit 16  GAIN 16 controls ADCA temperature sensor  00 x1 amplification 01 x2 amplification 10 x4 amplification 11 reserved

### 24.3.39 ADC Scan Control Register 2 (ADC\_SCTRL2)

This register is an extension to the CLIST5 register, providing the ability to pause and await a new sync while processing samples programmed in the CLIST5[SAMPLE16–SAMPLE19] fields.

These 4 control bits are used to determine whether a sample in a scan occurs immediately or if the sample waits for an enabled sync input to occur. The sync input must occur after the conversion of the current sample completes. During sequential mode scans, the SCTRL2[SC] bits are used in order from SC16 to SC19. In parallel scan modes, the bits are used in order from SC16 to SC17 and SC18-SC19.

When setting SCTRL2[SC16], don't set CTRL1[START0] or CTRL2[START1]. Just clear CTRL1[STOP0] or CTRL2[STOP1] and the first enabled sync input will start the scan.

Setting SC16 delays sample 16 until a sync pulse occurs. Setting SC17 delays sample 17 until a sync pulse occurs after completing sample 16.

Address: E500h base + 70h offset = E570h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								SC[3:0]							
Write	0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### ADC\_SCTRL2 field descriptions

Field	Description
15–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3–0 SC[3:0]	Scan Control Bits 0 Perform sample immediately after the completion of the current sample. 1 Delay sample until a new sync input occurs.

#### 24.3.40 ADC Scan Halted Interrupt Enable Register 2 (ADC\_SCHLTEN2)

This register is used with the scan control register 2 (SCTRL2) and the ready register 2 (RDY2) to select the samples that will generate a scan halted interrupt when the scan is paused by the SCTRL2. Only the samples enabled in SCTRL2 should have their scan halted interrupt enables be set.

Address: E500h base + 71h offset = E571h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								SCHLTEN[3:0]							
Write	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### ADC\_SCHLTEN2 field descriptions

Field	Description
15–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3–0 SCHLTEN[3:0]	Scan Halted Interrupt Enable 0 Scan halted interrupt is not enabled for this sample. 1 Scan halted interrupt is enabled for this sample.


## 24.4 Functional Description

The ADC consists of two eight-channel input select functions, which are two independent sample and hold (S/H) circuits feeding two separate 12-bit ADCs. The two separate converters store their results in an accessible buffer, awaiting further processing.

The conversion process is initiated either by a SYNC signal or by writing a 1 to a START bit.


Starting a single conversion actually begins a sequence of conversions, or a scan. The ADC operates in either sequential scan mode or parallel scan mode. In sequential scan mode, scan sequence is determined by defining sixteen sample slots that are processed in order, SAMPLE[0:15]. In parallel scan mode, converter A processes SAMPLE[0:7] in order, and converter B processes SAMPLE[8:15] in order. SAMPLE slots can be disabled using the ADC\_SDIS control register to terminate a scan early.

In sequential scan mode, a scan takes up to sixteen single-ended or differential samples, one at a time. Optionally, up to four additional single-ended samples can be appended to the scan (not shown in figure below), specifically for sampling on-chip generated analog signals. These additional sample slots can be enabled or disabled using the ADC\_SDIS2 control register. See the following figure.



**Figure 24-124. ADC Sequential Scan Mode**

In parallel scan mode, eight of the sixteen samples are allocated to converter A and eight are allocated to converter B. Two converters operate in parallel, and each can take at most eight samples. Converter A can sample only analog inputs ANA[0:7], and converter B can sample only analog inputs ANB[0:7]. If additional on-chip samples are enabled (not shown in figure below) then each converter can sample its own temperature sensor and an on-chip analog signal.



**Figure 24-125. ADC Parallel Scan Mode**

Each of the following pairs of analog inputs can be configured as a differential pair:

- ANA[0:1], ANA[2:3], ANA[4:5], ANA[6:7]
- ANB[0:1], ANB[2:3], ANB[4:5], ANB[6:7]

When they are so configured, a reference to either member of the differential pair by a sample slot results in a differential measurement using that differential pair.

Parallel scan mode can be simultaneous or non-simultaneous. In simultaneous scan mode, the parallel scans in the two converters occur simultaneously and result in simultaneous pairs of conversions, one by converter A and one by converter B. The two converters share the same start, stop, sync, end-of-scan interrupt enable control, and interrupts. Scanning in both converters terminates when either converter encounters a disabled sample. In non-simultaneous scan mode, the parallel scans in the two converters occur

independently. Each converter has its own start, stop, sync, end-of-scan interrupt enable controls, and interrupts. Scanning in either converter terminates only when that converter encounters a disabled sample.


The ADC can be configured to perform a single scan and halt, perform a scan whenever triggered, or perform the scan sequence repeatedly until manually stopped. The single scan (once mode) differs from the triggered mode only in that SYNC input signals must be re-armed after each use and subsequent SYNC inputs are ignored until the SYNC input is re-armed. This arming can occur any time after the SYNC pulse, including while the scan is still in process.

Optional interrupts can be generated at the end of a scan sequence. Interrupts are available simply to indicate that a scan has ended, that a sample is out of range, or several different zero crossing conditions. Range is determined by the high and low limit registers.

### 24.4.1 Input Multiplex Function

The following figure shows the input multiplex function. The ChannelSelect and SingleEndedDifferential switches are indirectly controlled by settings within the following registers:

- CLIST1, CLIST2, CLIST3, CLIST4, and SDIS registers
- CTRL1[CHNCFG\_L]
- CTRL2[CHNCFG\_H]



**Figure 24-126. Input Select Multiplex**

The multiplexing for conversions in different operating modes is as follows:

- Sequential, single-ended mode conversions — During each conversion cycle (sample), any one input of the two four input groups can be directed to its corresponding output.

## Functional Description

- Sequential, differential mode conversions — During any conversion cycle (sample), either member of a differential pair may be referenced, resulting in a differential measurement on that pair.
- Parallel, single-ended mode conversions — During any conversion cycle (sample), any of ANA[0:7] can be directed to the converter A output and any of ANB[0:7] can be directed to the converter B output.
- Parallel, differential mode conversions — During any conversion cycle (sample), either member of any possible differential pair—ANA0/1, ANA2/3, ANA4/5, ANA6/7, ANB0/1, ANB2/3, ANB4/5, and ANB6/7—can be referenced, resulting in a differential measurement of that pair at the converter A output (for ANA pairs) or converter B output (for ANB pairs).

The details of single-ended and differential measurement are described under the CHNCFG field. Internally, all measurements are performed differentially.

**Table 24-123. Analog Multiplexing Controls for Each Conversion Mode**

Conversion Mode	Channel Select Switches	Single-Ended Differential Switches
General		The two lower switches within the dashed box are controlled so that one switch is always closed and the other open.
Sequential, single-ended	The two 1-of-8 select multiplexes can be set for the appropriate input line.	The lower switch is closed, providing $(V_{REFH}+V_{REFL})/2$ to the differential input of the A/D. The upper switch is always closed so that any of the four inputs can get to the A/D input.
Sequential, differential	The channel select switches are turned on in pairs, providing a dual 1-of-4 select function so that either of the two differential channels can be routed to the A/D input.	The upper and lower switches are open and the middle switch is closed, providing the differential channel to the differential input of the A/D.
Parallel, single-ended	The two 1-of-8 select multiplexes can be set for the appropriate input line.	The lower switch is closed, providing $V_{REF}/2$ to the differential input of the A/D. The upper switch is always closed so that any of the four inputs can get to the A/D input.
Parallel, differential	The channel select switches are turned on in pairs, providing a dual 1-of-4 select function so that either of the two differential channels can be routed to the A/D input.	The upper and lower switches are open and the middle switch is closed, providing the differential channel to the differential input of the A/D.



## 24.4.2 ADC Sample Conversion Operating Modes

The ADC consists of a cyclic, algorithmic architecture using two recursive sub-ranging sections (RSD 1 and RSD 2) as shown in the following figure. Each sub-ranging section resolves a single bit for each conversion clock, resulting in an overall conversion rate of 2 bits per clock cycle. Each sub-ranging section runs at a maximum clock speed of 10 MHz, so a complete 12-bit conversion can be accommodated in 800ns, not including sample or post-processing time.




Figure 24-127. Top-Level Diagram of Cyclic ADC

### 24.4.2.1 Normal Mode Operation

The ADC has two normal operating modes: single-ended mode and differential mode. For a given sample, the mode of operation is determined by the CTRL1[CHNCFG] field:

## Functional Description

- Single-ended mode (CHNCFG bit=0). The input multiplex of the ADC selects one of the 8 analog inputs and directs it to the plus terminal of the A/D core. The minus terminal of the A/D core is connected to the  $V_{REFL}$  reference. The ADC measures the voltage of the selected analog input and compares it against the  $(V_{REFH} - V_{REFL})$  reference voltage range.
- Differential mode (CHNCFG bit=1). The ADC measures the voltage difference between two analog inputs and compares that value against the  $(V_{REFH} - V_{REFL})$  voltage range. The input is selected as an input pair: ANA0/1, ANA2/3, ANA4/5, ANA6/7, ANB0/1, ANB2/3, ANB4/5, or ANB6/7. The plus terminal of the A/D core is connected to the even analog input, and the minus terminal is connected to the odd analog input.

A mix and match combination of single-ended and differential configurations may exist. For example:

- ANA[0:1] differential; ANA[2:3] single-ended
- ANA[4:5] differential; ANA[6:7] single-ended
- ANB[0:1] differential; ANB[2:3] single-ended
- ANB[4:5] differential; ANB[6:7] single-ended

### 24.4.2.1.1 Single-Ended Samples

The ADC module performs a ratio metric conversion. For single-ended measurements, the digital result is proportional to the ratio of the analog input to the reference voltage:

$$\text{SingleEndedValue} = \text{round}(((V_{IN} - V_{REFL}) / (V_{REFH} - V_{REFL})) \times 4096) \times 8$$

$V_{IN}$  is the applied voltage at the input pin.

$V_{REFH}$  and  $V_{REFL}$  are the voltages at the external reference pins on the device (typically  $V_{REFH}=V_{DDA}$  and  $V_{REFL}=V_{SSA}$ ).

**Note:** The 12-bit result is rounded to the nearest LSB.

**Note:** The ADC is a 12-bit function with 4096 possible states. However, the 12 bits have been left shifted by 3 bits on the 16-bit data bus. As a result, the magnitude of this function, as read from the data bus, is now 32760.

### 24.4.2.1.2 Differential Samples

For differential measurements, the digital result is proportional to the ratio of the difference in the inputs to the difference in the reference voltages ( $V_{REFH}$  and  $V_{REFL}$ ).

When differential measurements are converted, the following formula is useful:

$$\text{DifferentialValue} = \text{round}\left(\left(\frac{V_{IN1}-V_{IN2}}{V_{REFH}-V_{REFL}} \times 2048\right) + 2048\right) \times 8$$

$V_{IN}$ =Applied voltage at the input pin



$V_{REFH}$  and  $V_{REFL}$ =Voltage at the external reference pins on the device (typically  $V_{REFH}=V_{DDA}$  and  $V_{REFL}=V_{SSA}$ )

**Note:** The 12-bit result is rounded to the nearest LSB.

**Note:** The ADC is a 12-bit function with 4096 possible states. However, the 12 bits have been left shifted three bits on the 16-bit data bus, so the magnitude of this function, as read from the data bus, is now 32760.

**NOTE:** Differential measurements can be configured to be fully differential or unipolar using the CTRL3[UPDEN\_\*] bits. Fully differential conversions can swing both positive and negative, while unipolar conversions are only positive but uses the full code range of the ADC. The following formula is for unipolar conversions:

$$\text{UnipolarDifferentialValue} = \text{round}\left(\frac{V_{IN1}-V_{IN2}}{V_{REFH}-V_{REFL}} \times 4096\right) \times 8$$



**Figure 24-128. Typical Connections for Differential Measurements**

### 24.4.3 ADC Data Processing

The result of an ADC conversion process is normally sent to an adder for offset correction, as the following figure shows. The adder subtracts the ADC\_OFFST register value from each sample, and the resultant value is stored in the result register (RSLT). The raw ADC value and the RSLT values are checked for limit violations and zero-crossing, as shown. Appropriate interrupts are asserted, if enabled.

The result value sign is determined from the ADC unsigned result minus the respective offset register value. If the offset register is programmed with a value of zero, the result register value is unsigned and equals the cyclic converter unsigned result. The range of the result (RSLT) is 0000H–7FF8H, assuming that the offset register (OFFST) is cleared to all zeros. This is equal to the raw value of the ADC core.

The processor can write the result registers used for the results of a scan when the STOP bit for that scan is asserted. This write operation is treated as if it comes from the ADC analog core, so the limit checking, zero crossing, and the offset registers function as if in normal mode. For example, if the STOP bit is set to one and the processor writes to RSLT5, the data written to the RSLT5 is multiplexed to the ADC digital logic inputs, processed, and stored into RSLT5 as if the analog core had provided the data. This test data must be justified, as illustrated by the RSLT register definition and does not include the sign bit.




Figure 24-129. Result Register Data Manipulation

### 24.4.4 Sequential Versus Parallel Sampling

All scan modes use the sixteen sample slots in the CLIST1–4 registers. The slots are used to define which input or differential pair to measure at each step in a scan sequence. The SDIS register defines which sample slots are enabled. An optional four additional sample slots in the CLIST5 register can be enabled with the SDIS2 register. Input pairs ANA0/1, ANA2/3, ANA4/5, ANA6/7, ANB0/1, ANB2/3, ANB4/5, and ANB6/7 can be set to be measured differentially using the CHNCFG field. If a sample refers to an input that is not configured as a member of a differential pair, a single-ended measurement is made. If a sample refers to either member of a differential pair, a differential measurement is made.

Scan are either sequential or parallel. In sequential scans, up to sixteen sample slots are sampled one at a time in order, SAMPLE [0:15]. Each sample refers to any of the sixteen analog inputs ANA0–ANB7, so the same input can be referenced by more than one sample slot. The four additional sample slots are sampled at the end of a scan in the order

SAMPLE[16:19]. Each of these sample slots refers to an ADC temperature sensor output or an on-chip generated analog signal. All samples have the full functionality of offset subtraction and high/low limit compare. Scanning is initiated when the CTRL1 [START0] bit is written with a 1 or when the CTRL1[SYNC0] bit is set and the SYNC0 input goes high. A scan ends when the first disabled sample slot is encountered per the SDIS register. Completion of the scan triggers the STAT[EOSI0] interrupt if the CTRL1[EOSIEN0] interrupt enable is set. If CTRL1[DMAEN0] is set and CTRL3[DMASRC]=0 a DMA transfer of the result data is initiated. The CTRL1[START0] bit and SYNC0 input are ignored while a scan is in process. Scanning stops and cannot be initiated when the CTRL1 [STOP0] bit is set.

Parallel scans differ in that converter A performs up to eight samples (SAMPLE[0:7]) in parallel with converter B (SAMPLE[8:15]). Constraints are as follows:

- SAMPLEs[0:7] can reference only the ANA[0:7] inputs.
- SAMPLEs[8:15] can reference only the ANB[0:7] inputs.

Likewise if the additional sample slots are enabled, converter A performs up to two extra samples (SAMPLE[16:17]) in parallel with converter B (SAMPLE[18:19]).

SAMPLE[16:17] can reference only the ADCA temperature sensor and on-chip generated analog signal input and SAMPLE[18:19] can reference only the ADCB temperature sensor and on-chip generated analog input.

Within these constraints, any sample can reference any pin, and more than one sample slot can reference the same sample and the same input. All samples have the full functionality of offset subtraction and high/low limit compare. By default (when CTRL2[SIMULT]=1), the scans in both converters are initiated when the CTRL1[START0] bit is written with a 1 or when the CTRL1[SYNC0] bit has a value of 1 and the SYNC0 input goes high. The scan in both converters terminates when either converter encounters a disabled sample slot. Completion of a scan triggers the STAT[EOSI0] interrupt if the CTRL1[EOSIEN0] interrupt enable is set. If CTRL1[DMAEN0] is set and CTRL3[DMASRC]=0 then a DMA transfer of the result data is initiated. Samples are always taken simultaneously in both the A and B converters. Setting the CTRL1 [STOP0] bit stops and prevents the initiation of scanning in both converters.

Setting CTRL2[SIMULT]=0 (non-simultaneous mode) causes parallel scanning to operate independently in the A and B converter. Each converter has its own set of START, STOP, SYNC, DMAEN, and EOSIEN control bits, SYNC input, EOSI interrupt, and CIP status indicators (suffix 0 for converter A and suffix 1 for converter B). Though still operating in parallel, the scans in the A and B converter start and stop independently according to their own controls and can be simultaneous, phase shifted, or asynchronous depending on when scans are initiated on the respective converters. The A and B converters can be of different length (still up to a maximum of 8) and each

converter's scan completes when a disabled sample is encountered in that converter's sample list only. CTRL1[STOP0] stops the A converter only and CTRL2[STOP1] stops the B converter only. Looping scan modes iterate independently. Each converter independently restarts its scan after completing its list or encountering a disabled sample slot.

### 24.4.5 Scan Sequencing

The sequential and parallel scan modes fall into three types based on how they repeat:

- Once scan. A once scan executes a sequential or parallel scan only once each time it is started. It differs from a triggered scan in that sync inputs must be re-armed after each use.
- Triggered scan. Identical to the corresponding once scan modes except that resetting CTRL\*[SYNC\*] bits is not necessary.
- Looping scan. Automatically restarts a scan, either parallel or sequential, as soon as the previous scan completes. In parallel looping scan modes, the A converter scan restarts as soon as the A converter scan completes and the B converter scan restarts as soon as the B converter scan completes. All subsequent start and sync pulses are ignored after the scan begins unless the scan is paused by the SCTRL[SC] bits. Scanning can only be terminated by setting the STOP bit.

All scan modes ignore sync pulses while a scan is in process unless the scan is paused by the SCTRL[SC] bits. Once scan modes continue to ignore sync pulses even after the scan completes until the CTRL\*[SYNC\*] bit is set again. However, a reset can occur any time including during the scan. The SYNC0 input is re-armed by setting the CTRL1[SYNC0] bit, and the SYNC1 input is reset by setting the CTRL2[SYNC1] bit. A reset can be performed any time after a scan starts.

### 24.4.6 Enabling Additional Sample Slots for On-Chip Signals

The ADC supports up to four extra sample slots (2 for each converter) that are appended to the end of a scan on the ADC channels. These extra sample slots can only be assigned to on-chip generated analog signals which include the temperature sensor and the voltage regulator bandgap reference. None of the ADC channels can be assigned to these sample slots. The assignment to the extra sample slots is configured by ADC\_CLIST5 and enabled using ADC\_SDIS2. As conversion results for these samples become available the ADC\_RDY2 status bits are asserted and the conversion data is stored in ADC\_RSLT2\*. Dedicated registers for ADC data processing (offset, zero crossing, limit checking) and ADC control (scan control, gain control) are supported for the extra sample slots.

**NOTE**

Enabling the four extra sample slots by themselves (ADC\_SDIS=FFFF, and samples enabled in ADC\_SDIS2 ) is supported only in once sequential mode. Sequential loop, and parallel (both sequential and loop) modes are not supported. It is suggested to poll the ADC\_RDY2 register to check for conversion completion for this case.

**24.4.7 Power Management**

The five supported power modes are discussed in order from highest to lowest power usage at the expense of increased conversion latency and/or startup delay. Changes to the SIM and OCCS that affect the power modes should be made while the PWR[PD0] and PWR[PD1] bits are both asserted. See the Clocks section for details on the various clocks referenced here.

**24.4.7.1 Low Power Modes**

In the following table, the low-power modes are discussed in order from highest to lowest power usage.

Mode	Description
Normal power	At least one ADC converter is powered up (PWR[PD0 or PD1] is 0), the PWR[APD and ASB] bits are both 0, and the SIM_PCE[ADC] bit is 1. The ADC uses the conversion clock as the ADC clock source in either active or idle. The conversion clock should be configured at or near 10 MHz to minimize conversion latency although PWR2[SPEEDn] can be used for reduced power consumption when lower conversion frequencies are acceptable . No startup delay (PWR[PUDELAY]) is imposed.
Auto-standby	At least one ADC converter is powered up (PWR[PD0 or PD1] is 0), PWR[APD] is 0, PWR[ASB] is 1, and the SIM_PCE[ADC] bit is 1. The OCCS MSTR_OSC signal must operate at 8 MHz. MSTR_OSC is divided by 80 to generate a 100 kHz standby clock either using an 8 MHz external clock source or using the ROSC as the clock source in its normal mode of operation (ROPD=ROSB=0). The ADC uses the conversion clock when active and the 100 kHz standby clock when idle. The standby (low current) state automatically engages when the ADC is idle. The conversion clock should be configured at or near 10 MHz to minimize conversion latency when active although PWR2[SPEEDn] can be used for reduced power consumption when lower conversion frequencies are acceptable. Auto-standby is a compromise between normal and auto-powerdown modes. This mode offers moderate power savings at the cost of a moderate latency when leaving the idle state to start a new scan.

*Table continues on the next page...*



## Functional Description

Mode	Description
Auto-Powerdown	At least one ADC converter is powered up (PWR[PD0 or PD1] is 0), PWR[APD] is 1, and the SIM_PCE [ADC] bit is 1. The conversion clock should be configured at or near 10 MHz to minimize conversion latency when active although PWR2[SPEEDn] can be used for reduced power consumption when lower conversion frequencies are acceptable. The ADC uses the conversion clock when active. For maximum power savings, it gates off the conversion clock and powers down the converters when idle. At the start of all scans, there is a startup delay of PWR[PUDELAY] ADC clocks to stabilize normal current mode from a completely powered off condition. This mode saves more power than auto-standby but requires more startup latency when leaving the idle state to start a scan (higher PWR[PUDELAY] value).
Standby	At least one ADC converter is powered up (PWR[PD0 or PD1] is 0), the PWR[ASB] bit is 0, the SIM_PCE[ADC] bit is 1, the PLL is bypassed, and MSTR_OSC is driven from the ROSC in standby mode (PRECS=0, ROSB = 1 and ROPD = 0) at 400 kHz. The ADC clock operates continuously at 100 kHz and standby current mode is enabled continuously without loss of conversion accuracy. Though no startup delay (PWR[PUDELAY]) is imposed, the latency of a scan is affected by the low frequency of the ADC clock. Standby mode is not available when an external clock source is used because there is no way to determine that MSTR_OSC is driven at a low enough frequency to support this mode.  To use auto-powerdown mode and standby mode together, set PWR[APD]. This hybrid mode converts at an ADC clock rate of 100 kHz using standby current mode when active, and it gates off the ADC clock and powers down the converters when idle. At the start of all scans, there is a startup delay of PWR[PUDELAY] ADC clock cycles to engage the conversion clock and revert power-up the converters and stabilize them in the standby current mode. This is the slowest and lowest power operational configuration of the ADC.
Powerdown	Both ADC converters and voltage references are powered down (PWR[PD0 and PD1] are both 1) and the SIM_PCE[ADC] bit is 0. In this configuration, the clock trees to the ADC and all of its analog components are shut down and power utilization is eliminated.

### 24.4.7.2 Startup in Different Power Modes

The ADC voltage reference and converters are powered down (PWR[PDn]=1) on reset. Individual converters and voltage references can be manually powered down when not in use (PWR[PD0]=1 or PWR[PD1]=1). When the ADC reference is powered down, the output reference voltages are set to Low (VSSA) and the ADC data output is driven low.

A delay of PWR[PUDELAY] ADC clock cycles is imposed when PWR[PD0 or PD1] are cleared to power up a regulator and also to transition from an idle state in which neither converter has a scan in process to an active state in which at least one converter has a scan in process. ADC data sheets recommend the use of two PWR[PUDELAY] values: a large value for full powerup and a moderate value for transitioning from standby current levels to full powerup.

To start up in normal mode or standby power mode, perform the following steps:

1. Set PWR[PUDELAY] to the large power -up value.
2. Clear PWR[ASB and APD].
3. Clear the PWR[PD0 and/or PD1] bits to power up the required converters.
4. Poll the status bits until all required converters are powered up.



5. Start scan operations. This will provide a full power-up delay before scans begin.

Normal mode does not use PWR[PUDELAY] at start of scan, so no further delay is imposed.

To start up in auto-standby, use the normal mode startup procedure first. Before starting scan operations, set PWR[ASB].

To start up in auto powerdown mode, perform the following steps:

1. Set PWR[PUDELAY] to the large power-up value.
2. Clear PWR[ASB] and set PWR[APD].
3. Clear the PWR[PD0 and/or PD1] bits for the required converters.

Converters remain powered off until scanning goes active. Before a scan starts, there is a large PWR [PUDELAY] to go from the powered down to the fully powered state.

To avoid ambiguity and ensure that the proper delays are applied when powering up or starting scans, both regulators should be powered off (PWR[PD0]=PWR[PD1]=1) when the clock or power controls are configured.

Attempts to start a scan during the PWR[PUDELAY] are ignored until the appropriate PWR[PSTS<sub>n</sub>] bits are cleared.

Any attempt to use a converter when it is powered down or with the voltage references disabled will result in invalid results. It IS possible to read ADC result registers after converter power down for results calculated before power-down. A new scan sequence must be started with a SYNC pulse or a write to the START bit before new valid results are available.

In auto-powerdown mode, when the ADC goes from idle to active, a converter is powered up only if it is required for the scan as determined by the CLIST1-4 and SDIS registers.

### 24.4.7.3 Stop Mode of Operation

Any conversion sequence can be stopped by setting the relevant STOP bit. Any further sync pulses or writes to the start bit are ignored until the STOP bit is cleared. In stop mode, the results registers can be modified by writes from the processor. Any write to the result register in the ADC-STOP mode is treated as if the analog core supplied the data, so limit checking and zero crossing and associated interrupts can occur if enabled.

## 24.5 Reset

At reset, all the registers return to the reset state. The source of the single  $\overline{\text{RST}}$  signal is the SIM.

## 24.6 Clocks

The ADC has two external clock inputs to drive two clock domains within the ADC module.

**Table 24-125. Clock Summary**

Clock input	Source	Characteristics
IP Clock	SIM	Maximum rate is 50 MHz. When the PLL is on and selected, it is PLL output divided by 4. When PLL is not selected, it is MSTR_OSC/2. When the device is in low-power mode, ROSB=1, the rate is 200 kHz.
adc_8_clk	ROSC clock	ROSC provides 8 MHz for auto-standby power saving mode.

The IP clock rate is determined by the OCCS module configuration, which is highly programmable. One of two sources (an external clock pin, or the ROSC) can be selected using the PRECS control to generate the IP\_CLK. The maximum rate of the IP clock to the ADC is therefore either:

- 50 MHz based on PLL output with unity post-scaler divided by 4
- A maximum external clock rate of 100 MHz divided by 2


The IP\_CLK is enabled only when the SIM\_PCE[ADC] bit is set. This clock enable bit must be set before the ADC can be used.

The conversion clock is the primary source for the ADC clock and is always selected as the ADC clock when conversions are in process. The clock source controls in the OCCS (PRECS, ROPD, ROSB), and CTRL2[DIV0] and PWR2[DIV1] should be configured so that conversion clock frequency falls between 100 kHz and 10 MHz. Operating the ADC at out-of-spec conversion clock frequencies or reconfiguring the parameters that affect clock rates or power modes while the regulators are powered up (PWR[PD0]=0 or PWR[PD1]=0) negatively affects conversion accuracy.

The conversion clock that the ADC uses for sampling is calculated using the IP bus clock and the clock divisor bits within the ADC Control Register 2. The ADC clock is active 100 percent of the time in looping modes or in normal power mode. It is also active

during all ADC powerup sequences for a period of time determined by the PWR[PUDELAY] field. If a conversion is initiated in power savings mode, then the ADC clock continues until the conversion sequence completes.

The following diagram shows the structure of the clocking system.



**Figure 24-130. ADC Clock Generation**

ADC\_8\_CLK clocks a divider to generate the auto-standby clock, which is selected as the ADC clock only during auto-standby power mode and only when both converters are idle. Auto-standby power mode requires the ADC\_8\_CLK to be 8 MHz using either the ROSC in normal mode or an 8 MHz external clock. The logic that selects the standby clock as the ADC clock also asserts standby current mode, which is available only at an ADC clock rate of less than 667 kHz. This mode provides substantially power savings yet requires less latency when switching back to the conversion clock at the start of a scan than auto-powerdown mode, which uses only the conversion clock as the ADC clock source but fully powers down the converters when idle.

The standby current mode is also engaged when IP\_CLK is driven from the ROSC (PRECS=0) and the ROSC is in standby mode (ROSB=1 and ROPD=0). This ensures a 100 kHz ADC conversion clock rate while a conversion is in process. This configuration, referred to as standby power mode, provides accurate conversion without startup latency at the reduced power levels of standby current mode but requires a 100 kHz conversion clock. Standby power mode is not available with external clocking.

The ADC\_CLK is an output of the gasket used to operate the two converters during scan operations. It is derived by multiplexing the conversion clock (divided version of the conversion clock source) and the standby clock (divided version of MSTR\_OSC). This clock can be selected in the SIM for external output for debug and failure analysis.

## 24.7 Interrupts

The following table summarizes the ADC interrupts.

**Table 24-126. Interrupt Summary**

Interrupt	Source	Description
ADC_ERR_INT_B	STAT[[ZCI], STAT[LLMTI], STAT[HLMTI]	Zero Crossing, low Limit, and high limit interrupt
ADC_CC0_INT_B	STAT[EOSI0] RDY[RDY[15:0]] RDY2[RDY[3:0]]	Conversion Complete and Scan Halted Interrupt for any scan type except converter B scan in non-simultaneous parallel scan mode (see EOSI0)
ADC_CC1_INT_B	STAT[EOSI1] RDY[RDY[7:4]] RDY[RDY[15:12]] RDY2[RDY[3:2]]	Conversion Complete and Scan Halted Interrupt for converter B scan in non-simultaneous parallel scan mode (see EOSI1)

ADC interrupts fall into three categories:


- Threshold interrupts, which are caused by three different events. All of these interrupts are optional and enabled through control register CTRL1:
  - Zero crossing — occurs if the current result value has a sign change from the previous result as configured by the ZXCTRL\* register.
  - Low limit exceeded error — occurs when the current result value is less than the low limit register value. The raw result value is compared to LOLIM\*[LLMT] before the offset register value is subtracted.
  - High limit exceeded error — is asserted if the current result value is greater than the high limit register value. The raw result value is compared to HILIM\*[HLMT] before the offset register value is subtracted.
- Conversion complete interrupts, which are generated upon completion of any scan and convert sequence when CTRL1[EOSIE0]=1. Additional bits may need to be set in the Interrupt Control Module to enable the CPU to receive the interrupt signal.
- Scan halted interrupts, which are generated when a sample is converted and is paused by the SCTRL register. This allows processing of intermediate conversion data during a scan. The interrupt occurs when any sample has its SCTRL\*[SC] and SCHLTEN\*[SCHLTEN] bits enabled (set), and the RDY\*[RDY] bit for that sample is asserted. Use these registers to determine which sample triggered the interrupt.

## 24.8 Timing Specifications

The following figure shows a timing diagram for the ADC module. The ADC is assumed to be in Once or Triggered mode, so the ADC clock is shown in the OFF state prior to the SYNC pulse or START bit write. The ADC clock restarts (switching high) within 1 to 2

IP bus clocks of that event. ADC\_CLK is derived from the ROOSC or PLL output. The frequency relationship is programmable. Conversions are pipelined. The second start command is ignored because the ADC is busy with the previous start request. The third start command is recognized and is synchronized to the positive edge of the ADC clock when the conversion process is restarted. The ADC has two possible interrupts that are latched in the ADSTAT register:

- Conversion complete interrupt (End of Scan interrupt, EOSIx)
- Zero crossing or limit error interrupt (ZCI, LLMTI, and HLMTI)



**Figure 24-131. ADC Timing**

As the figure shows, a conversion is initiated by a sync pulse originating from the timer module or by a write to a start bit. In APD or ASB mode, a delay of PWR [PUDELAY] ADC clock cycles is imposed. The conversion is initiated in the next clock cycle. The ADC clock period is determined by the CTRL2[DIV0] or PWR2[DIV1] value and the OCCS clock configuration.

The first conversion takes 10 ADC clocks to be valid. Then, each additional sample takes only eight ADC clocks. The start conversion command is latched and the real conversion process is synchronized to the positive edge of the ADC clock.

Because the conversion is a pipeline process, after the last sample is in the S/H, the ADC cannot be restarted until the pipeline is emptied. However, the conversion cycle can be aborted by issuing a STOP command.

The figure shown here illustrates the case in which PWR[APD and ASB] are not in use. When the PWR[APD or ASB] bit is set, the sync pulse or start powers up the ADC, waits for a number of ADC clocks (determined by the PWR[PUDELAY] bits) for the ADC circuitry to stabilize, and only then begins the conversion sequence.

# Chapter 25

## Comparator (CMP)

### 25.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances, see the chip configuration information.

The comparator (CMP) module provides a circuit for comparing two analog input voltages. The comparator circuit is designed to operate across the full range of the supply voltage, known as rail-to-rail operation.

The Analog MUX (ANMUX) provides a circuit for selecting an analog input signal from eight channels. One signal is provided by the 6-bit digital-to-analog converter (DAC). The mux circuit is designed to operate across the full range of the supply voltage.

The 6-bit DAC is 64-tap resistor ladder network which provides a selectable voltage reference for applications where voltage reference is needed. The 64-tap resistor ladder network divides the supply reference  $V_{in}$  into 64 voltage levels. A 6-bit digital signal input selects the output voltage level, which varies from  $V_{in}$  to  $V_{in}/64$ .  $V_{in}$  can be selected from two voltage sources,  $V_{in1}$  and  $V_{in2}$ . The 6-bit DAC from a comparator is available as an on-chip internal signal only and is not available externally to a pin.

#### 25.1.1 CMP features

The CMP has the following features:

- Operational over the entire supply range
- Inputs may range from rail to rail
- Programmable hysteresis control

- Selectable interrupt on rising-edge, falling-edge, or both rising or falling edges of the comparator output
- Selectable inversion on comparator output
- Capability to produce a wide range of outputs such as:
  - Sampled
  - Windowed, which is ideal for certain PWM zero-crossing-detection applications
  - Digitally filtered:
    - Filter can be bypassed
    - Can be clocked via external SAMPLE signal or scaled bus clock
- External hysteresis can be used at the same time that the output filter is used for internal functions
- Two software selectable performance levels:
  - Shorter propagation delay at the expense of higher power
  - Low power, with longer propagation delay
- Functional in all modes of operation
- The window and filter functions are not available in the following modes:
  - Stop
  - VLPS
  - LPS

### 25.1.2 6-bit DAC key features

- 6-bit resolution
- Selectable supply reference source
- Power Down mode to conserve power when not in use
- Option to route the output to internal comparator input

### 25.1.3 ANMUX key features

- Two 8-to-1 channel mux
- Operational over the entire supply range



### 25.1.4 CMP, DAC and ANMUX diagram

The following figure shows the block diagram for the High-Speed Comparator, DAC, and ANMUX modules.





Figure 25-1. CMP, DAC and ANMUX block diagram

## 25.1.5 CMP block diagram

The following figure shows the block diagram for the CMP module.



**Figure 25-2. Comparator module block diagram**

In the CMP block diagram:

- The Window Control block is bypassed when  $CR1[WE] = 0$
- If  $CR1[WE] = 1$ , the comparator output will be sampled on every bus clock when  $WINDOW=1$  to generate  $COUTA$ . Sampling does NOT occur when  $WINDOW = 0$ .
- The Filter block is bypassed when not in use.
- The Filter block acts as a simple sampler if the filter is bypassed and  $CR0[FILTER\_CNT]$  is set to  $0x01$ .
- The Filter block filters based on multiple samples when the filter is bypassed and  $CR0[FILTER\_CNT]$  is set greater than  $0x01$ .

- If CR1[SE] = 1, the external SAMPLE input is used as sampling clock
- IF CR1[SE] = 0, the divided bus clock is used as sampling clock
- If enabled, the Filter block will incur up to one bus clock additional latency penalty on COUT due to the fact that COUT, which is crossing clock domain boundaries, must be resynchronized to the bus clock.
- CR1[WE] and CR1[SE] are mutually exclusive.

## 25.2 Memory map/register definitions

Address offsets are in terms of 16-bit words for DSC architectures. Each 8-bit register occupies bits 0-7 of the 16-bit width. The other 8 bits are read-only and always read 0.

**CMP memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E020	CMP Control Register 0 (CMPA_CR0)	16	R/W	0000h	<a href="#">25.2.1/504</a>
E021	CMP Control Register 1 (CMPA_CR1)	16	R/W	0000h	<a href="#">25.2.2/505</a>
E022	CMP Filter Period Register (CMPA_FPR)	16	R/W	0000h	<a href="#">25.2.3/506</a>
E023	CMP Status and Control Register (CMPA_SCR)	16	R/W	0000h	<a href="#">25.2.4/507</a>
E024	DAC Control Register (CMPA_DACCR)	16	R/W	0000h	<a href="#">25.2.5/508</a>
E025	MUX Control Register (CMPA_MUXCR)	16	R/W	0000h	<a href="#">25.2.6/509</a>
E028	CMP Control Register 0 (CMPB_CR0)	16	R/W	0000h	<a href="#">25.2.1/504</a>
E029	CMP Control Register 1 (CMPB_CR1)	16	R/W	0000h	<a href="#">25.2.2/505</a>
E02A	CMP Filter Period Register (CMPB_FPR)	16	R/W	0000h	<a href="#">25.2.3/506</a>
E02B	CMP Status and Control Register (CMPB_SCR)	16	R/W	0000h	<a href="#">25.2.4/507</a>
E02C	DAC Control Register (CMPB_DACCR)	16	R/W	0000h	<a href="#">25.2.5/508</a>
E02D	MUX Control Register (CMPB_MUXCR)	16	R/W	0000h	<a href="#">25.2.6/509</a>
E030	CMP Control Register 0 (CMPC_CR0)	16	R/W	0000h	<a href="#">25.2.1/504</a>
E031	CMP Control Register 1 (CMPC_CR1)	16	R/W	0000h	<a href="#">25.2.2/505</a>
E032	CMP Filter Period Register (CMPC_FPR)	16	R/W	0000h	<a href="#">25.2.3/506</a>
E033	CMP Status and Control Register (CMPC_SCR)	16	R/W	0000h	<a href="#">25.2.4/507</a>
E034	DAC Control Register (CMPC_DACCR)	16	R/W	0000h	<a href="#">25.2.5/508</a>
E035	MUX Control Register (CMPC_MUXCR)	16	R/W	0000h	<a href="#">25.2.6/509</a>
E038	CMP Control Register 0 (CMPD_CR0)	16	R/W	0000h	<a href="#">25.2.1/504</a>
E039	CMP Control Register 1 (CMPD_CR1)	16	R/W	0000h	<a href="#">25.2.2/505</a>
E03A	CMP Filter Period Register (CMPD_FPR)	16	R/W	0000h	<a href="#">25.2.3/506</a>

*Table continues on the next page...*

### CMP memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E03B	CMP Status and Control Register (CMPD_SCR)	16	R/W	0000h	<a href="#">25.2.4/507</a>
E03C	DAC Control Register (CMPD_DACCR)	16	R/W	0000h	<a href="#">25.2.5/508</a>
E03D	MUX Control Register (CMPD_MUXCR)	16	R/W	0000h	<a href="#">25.2.6/509</a>

## 25.2.1 CMP Control Register 0 (CMPx\_CR0)

Address: Base address + 0h offset

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								0	FILTER_CNT			0	0	HYSTCTR	
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### CMPx\_CR0 field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
6–4 FILTER_CNT	Filter Sample Count  Represents the number of consecutive samples that must agree prior to the comparator output filter accepting a new output state. For information regarding filter programming and latency, see the <a href="#">Functional description</a> .  000 Filter is disabled. If SE = 1, then COUT is a logic 0. This is not a legal state, and is not recommended. If SE = 0, COUT = COUTA. 001 One sample must agree. The comparator output is simply sampled. 010 2 consecutive samples must agree. 011 3 consecutive samples must agree. 100 4 consecutive samples must agree. 101 5 consecutive samples must agree. 110 6 consecutive samples must agree. 111 7 consecutive samples must agree.
3 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
2 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
1–0 HYSTCTR	Comparator hard block hysteresis control  Defines the programmable hysteresis level. The hysteresis values associated with each level are device-specific. See the Data Sheet of the device for the exact values.  00 Level 0 01 Level 1

Table continues on the next page...

**CMPx\_CR0 field descriptions (continued)**

Field	Description
10	Level 2
11	Level 3

**25.2.2 CMP Control Register 1 (CMPx\_CR1)**

Address: Base address + 1h offset

Bit	15	14	13	12	11	10	9	8
Read	0							
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	SE	WE	0	PMODE	INV	COS	OPE	EN
Write								
Reset	0	0	0	0	0	0	0	0

**CMPx\_CR1 field descriptions**

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7 SE	Sample Enable  At any given time, either SE or WE can be set. If a write to this register attempts to set both, then SE is set and WE is cleared. However, avoid writing 1s to both field locations because this "11" case is reserved and may change in future implementations.  0 Sampling mode is not selected. 1 Sampling mode is selected.
6 WE	Windowing Enable  At any given time, either SE or WE can be set. If a write to this register attempts to set both, then SE is set and WE is cleared. However, avoid writing 1s to both field locations because this "11" case is reserved and may change in future implementations.  0 Windowing mode is not selected. 1 Windowing mode is selected.
5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4 PMODE	Power Mode Select  See the electrical specifications table in the device Data Sheet for details.  0 Low-Speed (LS) Comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption. 1 High-Speed (HS) Comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption.

*Table continues on the next page...*

### CMPx\_CR1 field descriptions (continued)

Field	Description
3 INV	Comparator INVERT  Allows selection of the polarity of the analog comparator function. It is also driven to the COUT output, on both the device pin and as SCR[COUT], when OPE=0.  0 Does not invert the comparator output. 1 Inverts the comparator output.
2 COS	Comparator Output Select  0 Set the filtered comparator output (CMPO) to equal COUT. 1 Set the unfiltered comparator output (CMPO) to equal COUTA.
1 OPE	Comparator Output Pin Enable  0 CMPO is not available on the associated CMPO output pin. If the comparator does not own the pin, this field has no effect. 1 CMPO is available on the associated CMPO output pin.  The comparator output (CMPO) is driven out on the associated CMPO output pin if the comparator owns the pin. If the comparator does not own the field, this bit has no effect.
0 EN	Comparator Module Enable  Enables the Analog Comparator module. When the module is not enabled, it remains in the off state, and consumes no power. When the user selects the same input from analog mux to the positive and negative port, the comparator is disabled automatically.  0 Analog Comparator is disabled. 1 Analog Comparator is enabled.

### 25.2.3 CMP Filter Period Register (CMPx\_FPR)

Address: Base address + 2h offset

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								FILT_PER							
Write	0								0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### CMPx\_FPR field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 FILT_PER	Filter Sample Period  Specifies the sampling period, in bus clock cycles, of the comparator output filter, when CR1[SE]=0. Setting FILT_PER to 0x0 disables the filter. Filter programming and latency details appear in the <a href="#">Functional description</a> .  This field has no effect when CR1[SE]=1. In that case, the external SAMPLE signal is used to determine the sampling period.

## 25.2.4 CMP Status and Control Register (CMPx\_SCR)

Address: Base address + 3h offset

Bit	15	14	13	12	11	10	9	8
Read	0							
Write	[Greyed out]							
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	0	Reserved	0	IER	IEF	CFR	CFF	COUT
Write	[Greyed out]	Reserved	[Greyed out]	IER	IEF	w1c	w1c	[Greyed out]
Reset	0	0	0	0	0	0	0	0

### CMPx\_SCR field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
6 Reserved	This field is reserved. This bit must be written as 0.
5 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
4 IER	Comparator Interrupt Enable Rising  Enables the CFR interrupt from the CMP. When this field is set, an interrupt will be asserted when CFR is set.  0 Interrupt is disabled. 1 Interrupt is enabled.
3 IEF	Comparator Interrupt Enable Falling  Enables the CFF interrupt from the CMP. When this field is set, an interrupt will be asserted when CFF is set.  0 Interrupt is disabled. 1 Interrupt is enabled.
2 CFR	Analog Comparator Flag Rising  Detects a rising-edge on COUT, when set, during normal operation. CFR is cleared by writing 1 to it. During Stop modes, CFR is level sensitive .  0 Rising-edge on COUT has not been detected. 1 Rising-edge on COUT has occurred.
1 CFF	Analog Comparator Flag Falling  Detects a falling-edge on COUT, when set, during normal operation. CFF is cleared by writing 1 to it. During Stop modes, CFF is level sensitive .

Table continues on the next page...

### CMPx\_SCR field descriptions (continued)

Field	Description
	0 Falling-edge on COUT has not been detected. 1 Falling-edge on COUT has occurred.
0 COUT	Analog Comparator Output  Returns the current value of the Analog Comparator output, when read. The field is reset to 0 and will read as CR1[INV] when the Analog Comparator module is disabled, that is, when CR1[EN] = 0. Writes to this field are ignored.

## 25.2.5 DAC Control Register (CMPx\_DACCR)

Address: Base address + 4h offset

Bit	15	14	13	12	11	10	9	8
Read	0							
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	DACEN	VRSEL	VOSEL					
Write								
Reset	0	0	0	0	0	0	0	0

### CMPx\_DACCR field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7 DACEN	DAC Enable  Enables the DAC. When the DAC is disabled, it is powered down to conserve power.  0 DAC is disabled. 1 DAC is enabled.
6 VRSEL	Supply Voltage Reference Source Select  0 V <sub>in1</sub> is selected as resistor ladder network supply reference V <sub>in1in</sub> 1 V <sub>in2</sub> is selected as resistor ladder network supply reference V <sub>in2in</sub>
5–0 VOSEL	DAC Output Voltage Select  Selects an output voltage from one of 64 distinct levels.  $DACO = (V_{in} / 64) * (VOSEL[5:0] + 1)$ , so the DACO range is from V <sub>in</sub> /64 to V <sub>in</sub> .



## 25.2.6 MUX Control Register (CMPx\_MUXCR)

Address: Base address + 5h offset

Bit	15	14	13	12	11	10	9	8
Read	0							
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	Reserved	0	PSEL			MSEL		
Write								
Reset	0	0	0	0	0	0	0	0

### CMPx\_MUXCR field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7 Reserved	Bit can be programmed to zero only .  This field is reserved.
6 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
5–3 PSEL	<p>Plus Input Mux Control</p> <p>Determines which input is selected for the plus input of the comparator. For INx inputs, see CMP, DAC, and ANMUX block diagrams.</p> <p><b>NOTE:</b> When an inappropriate operation selects the same input for both muxes, the comparator automatically shuts down to prevent itself from becoming a noise generator.</p> <p>000 IN0 001 IN1 010 IN2 011 IN3 100 IN4 101 IN5 110 IN6 111 IN7</p>
2–0 MSEL	<p>Minus Input Mux Control</p> <p>Determines which input is selected for the minus input of the comparator. For INx inputs, see CMP, DAC, and ANMUX block diagrams.</p> <p><b>NOTE:</b> When an inappropriate operation selects the same input for both muxes, the comparator automatically shuts down to prevent itself from becoming a noise generator.</p> <p>000 IN0 001 IN1 010 IN2 011 IN3 100 IN4</p>

Table continues on the next page...

**CMPx\_MUXCR field descriptions (continued)**

Field	Description
101	IN5
110	IN6
111	IN7

## 25.3 Functional description

The CMP module can be used to compare two analog input voltages applied to INP and INM.

CMPO is high when the non-inverting input is greater than the inverting input, and is low when the non-inverting input is less than the inverting input. This signal can be selectively inverted by setting CR1[INV] = 1.

SCR[IER] and SCR[IEF] are used to select the condition which will cause the CMP module to assert an interrupt to the processor. SCR[CFF] is set on a falling-edge and SCR[CFR] is set on rising-edge of the comparator output. The optionally filtered CMPO can be read directly through SCR[COUT].

### 25.3.1 CMP functional modes

There are three main sub-blocks to the CMP module:

- The comparator itself
- The window function
- The filter function

The filter, CR0[FILTER\_CNT], can be clocked from an internal or external clock source. The filter is programmable with respect to the number of samples that must agree before a change in the output is registered. In the simplest case, only one sample must agree. In this case, the filter acts as a simple sampler.

The external sample input is enabled using CR1[SE]. When set, the output of the comparator is sampled only on rising edges of the sample input.

The "windowing mode" is enabled by setting CR1[WE]. When set, the comparator output is sampled only when WINDOW=1. This feature can be used to ignore the comparator output during time periods in which the input voltages are not valid. This is especially useful when implementing zero-crossing-detection for certain PWM applications.

The comparator filter and sampling features can be combined as shown in the following table. Individual modes are discussed below.

**Table 25-36. Comparator sample/filter controls**

Mode #	CR1[EN]	CR1[WE]	CR1[SE]	CR0[FILTER_CNT]	FPR[FILT_PER]	Operation
1	0	X	X	X	X	<b>Disabled</b> See the <a href="#">Disabled mode (# 1)</a> .
2A	1	0	0	0x00	X	<b>Continuous Mode</b> See the <a href="#">Continuous mode (#s 2A &amp; 2B)</a> .
2B	1	0	0	X	0x00	
3A	1	0	1	0x01	X	<b>Sampled, Non-Filtered mode</b> See the <a href="#">Sampled, Non-Filtered mode (#s 3A &amp; 3B)</a> .
3B	1	0	0	0x01	> 0x00	
4A	1	0	1	> 0x01	X	<b>Sampled, Filtered mode</b> See the <a href="#">Sampled, Filtered mode (#s 4A &amp; 4B)</a> .
4B	1	0	0	> 0x01	> 0x00	
5A	1	1	0	0x00	X	<b>Windowed mode</b> Comparator output is sampled on every rising bus clock edge when SAMPLE=1 to generate COUTA. See the <a href="#">Windowed mode (#s 5A &amp; 5B)</a> .
5B	1	1	0	X	0x00	
6	1	1	0	0x01	0x01–0xFF	<b>Windowed/Resampled mode</b> Comparator output is sampled on every rising bus clock edge when SAMPLE=1 to generate COUTA, which is then resampled on an interval determined by FILT_PER to generate COUT. See the <a href="#">Windowed/Resampled mode (# 6)</a> .
7	1	1	0	> 0x01	0x01–0xFF	<b>Windowed/Filtered mode</b> Comparator output is sampled on every rising bus clock edge when SAMPLE=1 to generate COUTA, which is then resampled and filtered to generate COUT. See the <a href="#">Windowed/Filtered mode (#7)</a> .
All other combinations of CR1[EN], CR1[WE], CR1[SE], CR0[FILTER_CNT], and FPR[FILT_PER] are illegal.						

For cases where a comparator is used to drive a fault input, for example, for a motor-control module such as FTM, it must be configured to operate in Continuous mode so that an external fault can immediately pass through the comparator to the target fault circuitry.


**Note**

Filtering and sampling settings must be changed only after setting CR1[SE]=0 and CR0[FILTER\_CNT]=0x00. This resets the filter to a known state.

**25.3.1.1 Disabled mode (# 1)**

In Disabled mode, the analog comparator is non-functional and consumes no power. CMPO is 0 in this mode.

**25.3.1.2 Continuous mode (#s 2A & 2B)**



**Figure 25-33. Comparator operation in Continuous mode**


**NOTE**

See the chip configuration section for the source of sample/window input.

The analog comparator block is powered and active. CMPO may be optionally inverted, but is not subject to external sampling or filtering. Both window control and filter blocks are completely bypassed. SCR[COUT] is updated continuously. The path from comparator input pins to output pin is operating in combinational unlocked mode. COUT and COUTA are identical.

For control configurations which result in disabling the filter block, see the [Filter Block Bypass Logic](#) diagram.

### 25.3.1.3 Sampled, Non-Filtered mode (#s 3A & 3B)



**Figure 25-34. Sampled, Non-Filtered (# 3A): sampling point externally driven**

In Sampled, Non-Filtered mode, the analog comparator block is powered and active. The path from analog inputs to COUTA is combinational unlocked. Windowing control is completely bypassed. COUTA is sampled whenever a rising-edge is detected on the filter block clock input.

The only difference in operation between Sampled, Non-Filtered (# 3A) and Sampled, Non-Filtered (# 3B) is in how the clock to the filter block is derived. In #3A, the clock to filter block is externally derived while in #3B, the clock to filter block is internally derived.

The comparator filter has no other function than sample/hold of the comparator output in this mode (# 3B).




Figure 25-35. Sampled, Non-Filtered (# 3B): sampling interval internally derived

### 25.3.1.4 Sampled, Filtered mode (#s 4A & 4B)

In Sampled, Filtered mode, the analog comparator block is powered and active. The path from analog inputs to COUTA is combinational unlocked. Windowing control is completely bypassed. COUTA is sampled whenever a rising edge is detected on the filter block clock input.

The only difference in operation between Sampled, Non-Filtered (# 3A) and Sampled, Filtered (# 4A) is that, now, CR0[FILTER\_CNT]>1, which activates filter operation.





Figure 25-36. Sampled, Filtered (# 4A): sampling point externally driven



**Figure 25-37. Sampled, Filtered (# 4B): sampling point internally derived**

The only difference in operation between Sampled, Non-Filtered (# 3B) and Sampled, Filtered (# 4B) is that now,  $CR0[FILTER\_CNT] > 1$ , which activates filter operation.

### 25.3.1.5 Windowed mode (#s 5A & 5B)

The following figure illustrates comparator operation in the Windowed mode, ignoring latency of the analog comparator, polarity select, and window control block. It also assumes that the polarity select is set to non-inverting state.

#### NOTE

The analog comparator output is passed to COUTA only when the WINDOW signal is high.

In actual operation, COUTA may lag the analog inputs by up to one bus clock cycle plus the combinational path delay through the comparator and polarity select logic.






Figure 25-38. Windowed mode operation




Figure 25-39. Windowed mode

For control configurations which result in disabling the filter block, see [Filter Block Bypass Logic](#) diagram.

When any windowed mode is active, COUTA is clocked by the bus clock whenever WINDOW = 1. The last latched value is held when WINDOW = 0.

### 25.3.1.6 Windowed/Resampled mode (# 6)

The following figure uses the same input stimulus shown in Figure 25-38, and adds resampling of COUTA to generate COUT. Samples are taken at the time points indicated by the arrows in the figure. Again, prop delays and latency are ignored for the sake of clarity.

This example was generated solely to demonstrate operation of the comparator in windowed/resampled mode, and does not reflect any specific application. Depending upon the sampling rate and window placement, COUT may not see zero-crossing events detected by the analog comparator. Sampling period and/or window placement must be carefully considered for a given application.




Figure 25-40. Windowed/resampled mode operation

This mode of operation results in an unfiltered string of comparator samples where the interval between the samples is determined by FPR[FILT\_PER] and the bus clock rate. Configuration for this mode is virtually identical to that for the Windowed/Filtered Mode shown in the next section. The only difference is that the value of CR0[FILTER\_CNT] must be 1.

### 25.3.1.7 Windowed/Filtered mode (#7)

This is the most complex mode of operation for the comparator block, as it uses both windowing and filtering features. It also has the highest latency of any of the modes. This can be approximated: up to 1 bus clock synchronization in the window function +  $((CR0[FILTER\_CNT] * FPR[FILT\_PER]) + 1) * \text{bus clock}$  for the filter function.

When any windowed mode is active, COUTA is clocked by the bus clock whenever WINDOW = 1. The last latched value is held when WINDOW = 0.




Figure 25-41. Windowed/Filtered mode

## 25.3.2 Power modes

### 25.3.2.1 Wait mode operation

During Wait and VLPW modes, the CMP, if enabled, continues to operate normally and a CMP interrupt can wake the MCU.

### 25.3.2.2 Stop mode operation

Depending on clock restrictions related to the MCU core or core peripherals, the MCU is brought out of stop when a compare event occurs and the corresponding interrupt is enabled. Similarly, if CR1[OPE] is enabled, the comparator output operates as in the normal operating mode and comparator output is placed onto the external pin. In Stop modes, the comparator can be operational in both:

- High-Speed (HS) Comparison mode when CR1[PMODE] = 1
- Low-Speed (LS) Comparison mode when CR1[PMODE] = 0

It is recommended to use the LS mode to minimize power consumption.

If stop is exited with a reset, all comparator registers are put into their reset state.

### 25.3.3 Startup and operation

A typical startup sequence is listed here.

- The time required to stabilize COUT will be the power-on delay of the comparators plus the largest propagation delay from a selected analog source through the analog comparator, windowing function and filter. See the Data Sheets for power-on delays of the comparators. The windowing function has a maximum of one bus clock period delay. The filter delay is specified in the [Low-pass filter](#).
- During operation, the propagation delay of the selected data paths must always be considered. It may take many bus clock cycles for COUT and SCR[CFR]/SCR[CFF] to reflect an input change or a configuration change to one of the components involved in the data path.
- When programmed for filtering modes, COUT will initially be equal to 0, until sufficient clock cycles have elapsed to fill all stages of the filter. This occurs even if COUTA is at a logic 1.

### 25.3.4 Low-pass filter

The low-pass filter operates on the unfiltered and unsynchronized and optionally inverted comparator output COUTA and generates the filtered and synchronized output COUT.

Both COUTA and COUT can be configured as module outputs and are used for different purposes within the system.

Synchronization and edge detection are always used to determine status register bit values. They also apply to COUT for all sampling and windowed modes. Filtering can be performed using an internal timebase defined by FPR[FILT\_PER], or using an external SAMPLE input to determine sample time.

The need for digital filtering and the amount of filtering is dependent on user requirements. Filtering can become more useful in the absence of an external hysteresis circuit. Without external hysteresis, high-frequency oscillations can be generated at COUTA when the selected INM and INP input voltages differ by less than the offset voltage of the differential comparator.

### 25.3.4.1 Enabling filter modes

Filter modes can be enabled by:

- Setting CR0[FILTER\_CNT] > 0x01 and
- Setting FPR[FILT\_PER] to a nonzero value or setting CR1[SE]=1

If using the divided bus clock to drive the filter, it will take samples of COUTA every FPR[FILT\_PER] bus clock cycles.

The filter output will be at logic 0 when first initialized, and will subsequently change when all the consecutive CR0[FILTER\_CNT] samples agree that the output value has changed. In other words, SCR[COUT] will be 0 for some initial period, even when COUTA is at logic 1.

Setting both CR1[SE] and FPR[FILT\_PER] to 0 disables the filter and eliminates switching current associated with the filtering process.

#### Note

Always switch to this setting prior to making any changes in filter parameters. This resets the filter to a known state. Switching CR0[FILTER\_CNT] on the fly without this intermediate step can result in unexpected behavior.

If CR1[SE]=1, the filter takes samples of COUTA on each positive transition of the sample input. The output state of the filter changes when all the consecutive CR0[FILTER\_CNT] samples agree that the output value has changed.

### 25.3.4.2 Latency issues

The value of FPR[FILT\_PER] or SAMPLE period must be set such that the sampling period is just longer than the period of the expected noise. This way a noise spike will corrupt only one sample. The value of CR0[FILTER\_CNT] must be chosen to reduce the probability of noisy samples causing an incorrect transition to be recognized. The probability of an incorrect transition is defined as the probability of an incorrect sample raised to the power of CR0[FILTER\_CNT].

The values of FPR[FILT\_PER] or SAMPLE period and CR0[FILTER\_CNT] must also be traded off against the desire for minimal latency in recognizing actual comparator output transitions. The probability of detecting an actual output change within the nominal latency is the probability of a correct sample raised to the power of CR0[FILTER\_CNT].

The following table summarizes maximum latency values for the various modes of operation *in the absence of noise*. Filtering latency is restarted each time an actual output transition is masked by noise.

**Table 25-37. Comparator sample/filter maximum latencies**

Mode #	CR1[EN]	CR1[WE]	CR1[SE]	CR0[FILTER_CNT]	FPR[FILT_PER]	Operation	Maximum latency <sup>1</sup>
1	0	X	X	X	X	Disabled	N/A
2A	1	0	0	0x00	X	Continuous Mode	$T_{PD}$
2B	1	0	0	X	0x00		
3A	1	0	1	0x01	X	Sampled, Non-Filtered mode	$T_{PD} + T_{SAMPLE} + T_{per}$
3B	1	0	0	0x01	> 0x00		$T_{PD} + (FPR[FILT\_PER] * T_{per}) + T_{per}$
4A	1	0	1	> 0x01	X	Sampled, Filtered mode	$T_{PD} + (CR0[FILTER\_CNT] * T_{SAMPLE}) + T_{per}$
4B	1	0	0	> 0x01	> 0x00		$T_{PD} + (CR0[FILTER\_CNT] * FPR[FILT\_PER] * T_{per}) + T_{per}$
5A	1	1	0	0x00	X	Windowed mode	$T_{PD} + T_{per}$
5B	1	1	0	X	0x00		$T_{PD} + T_{per}$
6	1	1	0	0x01	0x01 - 0xFF	Windowed / Resampled mode	$T_{PD} + (FPR[FILT\_PER] * T_{per}) + 2T_{per}$
7	1	1	0	> 0x01	0x01 - 0xFF	Windowed / Filtered mode	$T_{PD} + (CR0[FILTER\_CNT] * FPR[FILT\_PER] * T_{per}) + 2T_{per}$

1.  $T_{PD}$  represents the intrinsic delay of the analog component plus the polarity select logic.  $T_{SAMPLE}$  is the clock period of the external sample clock.  $T_{per}$  is the period of the bus clock.

## 25.4 CMP interrupts

The CMP module is capable of generating an interrupt on either the rising- or falling-edge of the comparator output, or both.

The following table gives the conditions in which the interrupt request is asserted and deasserted.

When	Then
SCR[IER] and SCR[CFR] are set	The interrupt request is asserted
SCR[IEF] and SCR[CFF] are set	The interrupt request is asserted
SCR[IER] and SCR[CFR] are cleared for a rising-edge interrupt	The interrupt request is deasserted
SCR[IEF] and SCR[CFF] are cleared for a falling-edge interrupt	The interrupt request is deasserted

## 25.5 Digital-to-analog converter

The figure found here shows the block diagram of the DAC module.

It contains a 64-tap resistor ladder network and a 64-to-1 multiplexer, which selects an output voltage from one of 64 distinct levels that outputs from DACO. It is controlled through the DAC Control Register (DACCR). Its supply reference source can be selected from two sources  $V_{in1}$  and  $V_{in2}$ . The module can be powered down or disabled when not in use. When in Disabled mode, DACO is connected to the analog ground.




Figure 25-42. 6-bit DAC block diagram

## 25.6 DAC functional description

This section provides DAC functional description information.

### 25.6.1 Voltage reference source select

- $V_{in1}$  connects to the primary voltage source as supply reference of 64 tap resistor ladder
- $V_{in2}$  connects to an alternate voltage source



## 25.7 DAC resets

This module has a single reset input, corresponding to the chip-wide peripheral reset.

## 25.8 DAC clocks

This module has a single clock input, the bus clock.

## 25.9 DAC interrupts

This module has no interrupts.



# Chapter 26

## 12-bit Digital-to-Analog Converter (DAC)

### 26.1 Introduction

#### 26.1.1 Overview

The 12-bit digital-to-analog converter (DAC) provides a voltage reference to on-chip modules or an output to a package pin. It can also be used as a waveform generator to generate square, triangle, and sawtooth waveforms. The DAC can be put in powerdown mode if needed.

#### 26.1.2 Features

DAC features include:

- 12-bit resolution
- Powerdown mode
- Output can be routed to the internal comparator or off-chip
- Choice of asynchronous or synchronous updates  
(sync input can be connected to internal crossbar)
- Automatic mode to generate square, triangle, and sawtooth output waveforms
- Automatic mode to allow programmable period, update rate, and range
- DMA support with configurable watermark level
- High-speed/low-speed mode selection

- Support of two digital formats
- Glitch filter to suppress output glitch during data conversion

### 26.1.3 Block Diagram

The following figure illustrates the DAC configuration.




Figure 26-1. DAC Block Diagram

## 26.2 Memory Map and Registers

The address of a register is the sum of a base address and an address offset. The base address is defined at the chip level. The address offset is defined at the module level. Only 16-bit accesses are supported; no 8-bit or 32-bit accesses can be done.

### DAC memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E000	Control Register 0 (DACA_CTRL0)	16	R/W	1101h	<a href="#">26.2.1/529</a>
E001	Buffered Data Register (DACA_DATAREG_FMT0)	16	R/W	0000h	<a href="#">26.2.2/532</a>
E001	Buffered Data Register (DACA_DATAREG_FMT1)	16	R/W	0000h	<a href="#">26.2.3/532</a>
E002	Step Size Register (DACA_STEPVAL_FMT0)	16	R/W	0000h	<a href="#">26.2.4/533</a>
E002	Step Size Register (DACA_STEPVAL_FMT1)	16	R/W	0000h	<a href="#">26.2.5/533</a>
E003	Minimum Value Register (DACA_MINVAL_FMT0)	16	R/W	0000h	<a href="#">26.2.6/533</a>
E003	Minimum Value Register (DACA_MINVAL_FMT1)	16	R/W	0000h	<a href="#">26.2.7/534</a>
E004	Maximum Value Register (DACA_MAXVAL_FMT0)	16	R/W	FFFFh	<a href="#">26.2.8/534</a>
E004	Maximum Value Register (DACA_MAXVAL_FMT1)	16	R/W	FFFFh	<a href="#">26.2.9/535</a>
E005	Status Register (DACA_STATUS)	16	R	0001h	<a href="#">26.2.10/536</a>
E006	Control Register 1 (DACA_CTRL1)	16	R/W	001Dh	<a href="#">26.2.11/536</a>
E010	Control Register 0 (DACB_CTRL0)	16	R/W	1101h	<a href="#">26.2.1/529</a>
E011	Buffered Data Register (DACB_DATAREG_FMT0)	16	R/W	0000h	<a href="#">26.2.2/532</a>
E011	Buffered Data Register (DACB_DATAREG_FMT1)	16	R/W	0000h	<a href="#">26.2.3/532</a>
E012	Step Size Register (DACB_STEPVAL_FMT0)	16	R/W	0000h	<a href="#">26.2.4/533</a>
E012	Step Size Register (DACB_STEPVAL_FMT1)	16	R/W	0000h	<a href="#">26.2.5/533</a>
E013	Minimum Value Register (DACB_MINVAL_FMT0)	16	R/W	0000h	<a href="#">26.2.6/533</a>
E013	Minimum Value Register (DACB_MINVAL_FMT1)	16	R/W	0000h	<a href="#">26.2.7/534</a>
E014	Maximum Value Register (DACB_MAXVAL_FMT0)	16	R/W	FFFFh	<a href="#">26.2.8/534</a>
E014	Maximum Value Register (DACB_MAXVAL_FMT1)	16	R/W	FFFFh	<a href="#">26.2.9/535</a>
E015	Status Register (DACB_STATUS)	16	R	0001h	<a href="#">26.2.10/536</a>
E016	Control Register 1 (DACB_CTRL1)	16	R/W	001Dh	<a href="#">26.2.11/536</a>

## 26.2.1 Control Register 0 (DACx\_CTRL0)

Address: Base address + 0h offset

Bit	15	14	13	12	11	10	9	8
Read	0			FILT_EN	0		WTMK_LVL	
Write								
Reset	0	0	0	1	0	0	0	1
Bit	7	6	5	4	3	2	1	0
Read	DMA_EN	HSL5	UP	DOWN	AUTO	SYNC_EN	FORMAT	PDN
Write								
Reset	0	0	0	0	0	0	0	1

### DACx\_CTRL0 field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12 FILT_EN	Glitch Filter Enable  This bit enables the glitch suppression filter. This introduces a latency equivalent to FILT_CNT IPBus clock cycles for DAC output updates. It should never be low.  0 Filter disabled. 1 Filter enabled.
11–10 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
9–8 WTMK_LVL	Watermark Level  When the level of FIFO is less than or equal to this field, a DMA request should be sent. The FIFO used for DMA support generates a watermark signal depending on the value of WTMK_LVL, which is used for asserting a DMA request .  00 Watermark value is 0 01 Watermark value is 2 (default) 10 Watermark value is 4 11 Watermark value is 6
7 DMA_EN	Enable DMA Support  This bit enables DMA support. When DMA support is enabled, the data to be presented to the analog DAC input is fetched from the FIFO. If SYNC_EN is set, then the data is read from the FIFO on the SYNC_IN trigger, and the data read from the FIFO is presented to the analog DAC input on the delayed trigger of SYNC_IN. If SYNC_EN is not set, then data is read from the FIFO and presented to the analog DAC every clock cycle. The data is written to the FIFO (used for DMA support) on every clock.  <b>Restriction:</b> DMA_EN should never be set when SYNC_EN is low and cannot be used unless SYS_CLK is very slow. Therefore SYNC_EN should always be set when DMA_EN is set.  0 DMA support disabled (default) 1 DMA support enabled
6 HSLS	High/Low Speed  This bit gives flexibility to the user to choose between speed and power while operating in normal mode. Setting this input low selects high speed mode, in which the settling time of the DAC is 1 μs (faster response) but at the expense of higher power consumption. Setting the bit high selects low speed mode, which saves power but in which the DAC takes more time to settle down.  0 High speed mode (default) 1 Low speed mode
5 UP	Enable Up Counting  This bit enables counting up in automatic mode. See the functional description of automatic mode to understand how this bit affects automatic waveform generation.  0 Up counting disabled. 1 Up counting enabled.
4 DOWN	Enable Down Counting

Table continues on the next page...

**DACx\_CTRL0 field descriptions (continued)**

Field	Description
	<p>This bit enables counting down in automatic mode. See the functional description of automatic mode to understand how this bit affects automatic waveform generation.</p> <p>0 Down counting disabled. 1 Down counting enabled.</p>
3 AUTO	<p>Automatic Mode</p> <p>This bit enables automatic waveform generation mode. In automatic mode an external source (typically a timer module) driving SYNC_IN determines the data update rate while the STEP, MINVAL, and MAXVAL registers and the UP and DOWN bits are used to shape the waveform. If the SYNC_EN bit is not set when using this mode, then the data for the analog DAC will be updated every clock cycle, but the DAC output may be unable to keep up with this update rate.</p> <p><b>Restriction:</b> AUTO should never be set when SYNC_EN is low and cannot be used unless ipg_clk is very slow.</p> <p>0 Normal mode. Automatic waveform generation disabled. 1 Automatic waveform generation enabled.</p>
2 SYNC_EN	<p>Sync Enable</p> <p>This bit enables the SYNC_IN input to be used to trigger an update of the buffered data being presented to the analog DAC input. If SYNC_EN is clear, then asynchronous mode is indicated and data written to the buffered data register is presented to the analog DAC input in the following IPBus clock cycle.</p> <p><b>Restriction:</b> Do not set SYNC_EN low when DMA_EN is set high.</p> <p>0 Asynchronous mode. Data written to the buffered data register is presented to DAC inputs on the next clock cycle. 1 Synchronous mode. Rising edge of SYNC_IN updates data in the buffered data register presented to the DAC input.</p>
1 FORMAT	<p>Data Format</p> <p>Two data formats can be used for the DAC. When this bit is clear, the 12 bits of data are right justified within the 16-bit data register. When this bit is set, the 12 bits of data are left justified. In either case, the 4 unused bits are ignored.</p> <p>0 Data words are right justified. (default) 1 Data words are left justified.</p>
0 PDN	<p>Power Down</p> <p>This bit is used to power down the analog portion of the DAC (resulting in its output being pulled low) when it is not in use. This bit does not reset the registers; upon clearing PDN, the analog DAC will output the value currently presented to its inputs. The analog block requires 12 <math>\mu</math>s to recover from the power down state before proper operation is guaranteed.</p> <p>0 DAC is operational. 1 DAC is powered down. (default)</p>

## 26.2.2 Buffered Data Register (DACx\_DATAREG\_FMT0)

Address: Base address + 1h offset

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0				DATA											
Write	0				DATA											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### DACx\_DATAREG\_FMT0 field descriptions

Field	Description
15–12 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
11–0 DATA	DAC data (right justified)  Data written to this register is held in a buffer. The digital data contained in this buffer is presented to the analog DAC upon the rising edge of the SYNC_IN signal (or at the next clock cycle if CTRL0[SYNC_EN] is clear) and converted to analog and output by the DAC. Reading this register returns the value being presented to the analog DAC, which may differ from the data value being held in the write buffer. The data in this buffer can be updated at any rate, but the DAC output load impedance may affect the updating rate . When a read occurs at the address of this register, the data read is the value of the data presented to the analog DAC at that time, not the value in this register.

## 26.2.3 Buffered Data Register (DACx\_DATAREG\_FMT1)

Address: Base address + 1h offset

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	DATA												0			
Write	DATA												0			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### DACx\_DATAREG\_FMT1 field descriptions

Field	Description
15–4 DATA	DAC data (left justified)  Data written to this register is held in a buffer. The digital data contained in this buffer is presented to the analog DAC upon the rising edge of the SYNC_IN signal (or at the next clock cycle if CTRL0[SYNC_EN] is clear) and converted to analog and output by the DAC. Reading this register returns the value being presented to the analog DAC, which may differ from the data value being held in the write buffer. The data in this buffer can be updated at any rate, but the DAC output load impedance may affect the updating rate . When a read occurs at the address of this register, the data read is the value of the data presented to the analog DAC at that time, not the value in this register.
3–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.



### 26.2.4 Step Size Register (DACx\_STEPVAL\_FMT0)

Address: Base address + 2h offset

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0				STEP											
Write	0				0											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### DACx\_STEPVAL\_FMT0 field descriptions

Field	Description
15–12 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
11–0 STEP	STEP size (right justified)  When the DAC is in automatic mode (CTRL0[AUTO] = 1), the step size contained in this register will be added to or subtracted from the current value to create the next value presented to the DAC inputs. This register is not used during normal mode operation, but can still be written to and read from.

### 26.2.5 Step Size Register (DACx\_STEPVAL\_FMT1)

Address: Base address + 2h offset

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	STEP												0			
Write	0												0			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### DACx\_STEPVAL\_FMT1 field descriptions

Field	Description
15–4 STEP	STEP size (left justified)  When the DAC is in automatic mode (CTRL0[AUTO] = 1), the step size contained in this register will be added to or subtracted from the current value to create the next value presented to the DAC inputs. This register is not used during normal mode operation, but can still be written to and read from.
3–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

### 26.2.6 Minimum Value Register (DACx\_MINVAL\_FMT0)

Address: Base address + 3h offset

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0				MINVAL											
Write	0				0											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### DACx\_MINVAL\_FMT0 field descriptions

Field	Description
15–12 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
11–0 MINVAL	Minimum value (right justified)  When the DAC is in automatic mode (CTRL0[AUTO] = 1), the minimum value contained in this register acts as the lower range limit during automatic waveform generation. This register is not used during normal mode operation, but can still be written to and read from. Refer to the device data sheet for limitations on the low end voltage output of the DAC.  <b>NOTE:</b> If DAC input data is less than MINVAL, output is limited to MINVAL during automatic waveform generation.

## 26.2.7 Minimum Value Register (DACx\_MINVAL\_FMT1)

Address: Base address + 3h offset

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	MINVAL												0			
Write	MINVAL												0			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### DACx\_MINVAL\_FMT1 field descriptions

Field	Description
15–4 MINVAL	Minimum value (left justified)  When the DAC is in automatic mode (CTRL0[AUTO] = 1), the minimum value contained in this register acts as the lower range limit during automatic waveform generation. This register is not used during normal mode operation, but can still be written to and read from. Refer to the device data sheet for limitations on the low end voltage output of the DAC.  <b>NOTE:</b> If DAC input data is less than MINVAL, output is limited to MINVAL during automatic waveform generation.
3–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

## 26.2.8 Maximum Value Register (DACx\_MAXVAL\_FMT0)

Address: Base address + 4h offset

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0				MAXVAL											
Write	0				MAXVAL											
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

### DACx\_MAXVAL\_FMT0 field descriptions

Field	Description
15–12 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
11–0 MAXVAL	<p>Maximum value (right justified)</p> <p>When the DAC is in automatic mode (CTRL0[AUTO] = 1), the maximum value contained in this register acts as the upper range limit during automatic waveform generation. This register is not used during normal mode operation, but can still be written to and read from. Refer to the device data sheet for limitations on the high end voltage output of the DAC.</p> <p><b>NOTE:</b> If DAC input data is greater than MAXVAL, output is limited to MAXVAL during automatic waveform generation.</p>

### 26.2.9 Maximum Value Register (DACx\_MAXVAL\_FMT1)

Address: Base address + 4h offset

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	MAXVAL												0			
Write																
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

### DACx\_MAXVAL\_FMT1 field descriptions

Field	Description
15–4 MAXVAL	<p>Maximum value (left justified)</p> <p>When the DAC is in automatic mode (CTRL0[AUTO] = 1), the maximum value contained in this register acts as the upper range limit during automatic waveform generation. This register is not used during normal mode operation, but can still be written to and read from. Refer to the device data sheet for limitations on the high end voltage output of the DAC.</p> <p><b>NOTE:</b> If DAC input data is greater than MAXVAL, output is limited to MAXVAL during automatic waveform generation.</p>
3–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

## 26.2.10 Status Register (DACx\_STATUS)

Address: Base address + 5h offset

Bit	15	14	13	12	11	10	9	8
Read	0							
Write	[Greyed out]							
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	0						FULL	EMPTY
Write	[Greyed out]						[Greyed out]	[Greyed out]
Reset	0	0	0	0	0	0	0	1

**DACx\_STATUS field descriptions**

Field	Description
15–2 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
1 FULL	Indicates full status of FIFO 0 FIFO is not full (on reset). 1 FIFO is full.
0 EMPTY	Indicates empty status of FIFO 0 FIFO is not empty. 1 FIFO is empty (on reset).

## 26.2.11 Control Register 1 (DACx\_CTRL1)

Address: Base address + 6h offset

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0				Reserved				0		FILT_CNT					
Write	[Greyed out]				[Greyed out]				[Greyed out]		[Greyed out]					
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	1

**DACx\_CTRL1 field descriptions**

Field	Description
15–12 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
11–8 Reserved	This field is reserved. Do not write to this bitfield.
7–6 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

*Table continues on the next page...*

### DACx\_CTRL1 field descriptions (continued)

Field	Description
5–0 FILT_CNT	<p>Glitch Filter Count</p> <p>This field represents the number of IP Bus clock cycles for which the DAC output is held unchanged after new data is presented to the analog DAC's inputs. The number of clock cycles for which DAC output is held unchanged is equal to the value of FILT_CNT. Approximately 240 ns is needed for worst-case settling of the DAC output, so a value of 29 should be used for 125 MHz operation, a value of 33 for 140 MHz operation, and a value of 12 for 50 MHz operation. The default value is 29 (can be used for 125 MHz operation).</p> <p><b>NOTE:</b> When using the glitch filter, ensure that the filter count is less than the update count. Otherwise, the DAC output will never be updated.</p>

## 26.3 Functional Description

### 26.3.1 Conversion modes

This DAC supports two conversion modes: asynchronous conversion and synchronous conversion.

#### 26.3.1.1 Asynchronous conversion mode

Data can be immediately presented to the DAC and converted to an analog output when it is written to the DAC buffered data register.

#### 26.3.1.2 Synchronous conversion mode

Data in the DAC buffered data register is controlled by the SYNC\_IN signal when the buffered data is presented to the input of the DAC. The update occurs on the rising edge of the SYNC\_IN signal. The SYNC\_IN signal can come from a timer, comparators, pins, or other sources. The CPU needs to update the buffered data register prior to the next SYNC\_IN rising edge. Otherwise, the old buffered data is reused. Note: The SYNC\_IN signal must be high for at least one IPBus clock cycle and must be low for at least one IPBus clock cycle.

## 26.3.2 Operation Modes

The DAC operates in either Normal or Automatic mode. In Normal mode, it generates an analog representation of digital words. In Automatic mode, it generates sawtooth, triangle, and square waveforms without CPU intervention.

### 26.3.2.1 Normal Mode

The DAC receives data words through a memory-mapped register on the IPBus (DATA). A digital word is applied to the DAC inputs based on CTRL[SYNC\_EN]. In the worst case with no DAC output load, approximately 240 ns settling time is needed.

### 26.3.2.2 DMA Support Mode

This mode uses a FIFO for data to be presented to an analog DAC input. The data received on the IPBus (DATA) is written to the FIFO on every clock edge. The data is read from the FIFO and applied to the DAC inputs based on the SYNC\_EN bit. If SYNC\_EN is set, then the data is read from the FIFO on the rising edge of SYNC\_IN, and the data read from the FIFO is presented to the analog DAC input on the delayed rising edge of SYNC\_IN.

The FIFO used for DMA support also generates a watermark signal depending on the value of WTMK\_LVL, which is used for asserting a DMA request. This request is de-asserted when transfer is acknowledged by the DMA controller, which signifies that the required data transfer is complete.

### 26.3.2.3 Automatic Mode

In Automatic mode, the DAC generates sawtooth, triangle, and square wave waveforms without CPU intervention. The update rate, incremental step size, and minimum and maximum values are programmable.


The value in the DATA register is used as a starting-point for the following process:

1. The SYNC\_IN input indicates that it is time to update the data presented to the DAC.
2. The STEP value is added to/subtracted from the current DATA value and DATA is updated.
3. If CTRL[UP] is set, then STEP is added to DATA each update until MAXVAL is reached.

4. The generator starts subtracting STEP from DATA if CTRL[DOWN] is set (down counting enabled) or reloading MINVAL if CTRL[DOWN] is clear (no down counting).
5. When DATA reaches MINVAL while counting down, the generator starts counting up if CTRL[UP] is set or reloads MAXVAL if CTRL[UP] is clear (up counting disabled).


The initial count direction depends on which bit (CTRL[UP] or CTRL[DOWN]) is set last.

The following figures show examples of automatically-generated waveforms. The waveforms shown are ideal. Actual waveforms are limited by the slew rate of the DAC output.




**Figure 26-35. Sawtooth Waveform Example with CTRL[UP]=1 and CTRL[DOWN]=0**

functional Description



**Figure 26-36. Triangle Waveform Example with CTRL[UP]=1 and CTRL[DOWN]=1**



**Figure 26-37. Square Waveform Example with CTRL[UP]=1 and CTRL[DOWN]=1**

These examples show that the waveform period is a function of the difference between MAXVAL and MINVAL, the STEP size, and the update rate as shown here:

$$\text{Period} = \left[ \frac{\text{MAXVAL} - \text{MINVAL}}{\text{STEP}} \times \text{UpdatePeriod} \right] \times 2$$



Increasing STEP decreases the resolution of the output steps. Increasing the update rate decreases the waveform period. Varying MINVAL and MAXVAL changes the DC offset and the amplitude of the waveform.

### 26.3.3 DAC settling time

Settling time is the interval, within a specified percentage error band, between the time data is presented to the DAC input to update (change) and the time its analog output value reaches its final value. Settling time is affected by circuit propagation delay and the slew rate of the DAC output capability, plus the real load on DAC output.

Approximately 240 ns settling time, which is caused by the DAC conversion glitch, is needed in the worst case situations when DAC output is internally fed to other modules, such as comparator inputs. If DAC output is to a package pin, the additional settling time is affected by the slew rate of an output amplifier and the load on the pin. The maximum settling time will not exceed 2 microseconds with a maximum output load (3 kohm || 400 pf) when the output swings from minimum output to maximum output or vice-versa.

### 26.3.4 Waveform Programming Example

To create a waveform that goes down from 3.0 V to 1.5 V in 1 millisecond, first calculate MAXVAL and MINVAL. Based on each DAC LSB representing 0.806 mV (assuming the DAC reference is 3.3 V), we find that MAXVAL is 0xE8A and MINVAL is 0x745. These numbers represent a difference of 1861 LSBs to be accomplished in 1 millisecond, so we can safely update the DAC 500 times because the DAC has a maximum 2-microsecond settling time. Programming calculations are as follows:

- To go from MAXVAL to MINVAL in 500 steps, STEP must be 0x004 after rounding the result of 1861/500.
- To go from MAXVAL to MINVAL with a STEP size of 0x004 requires 465.25 steps.
- To keep the waveform period of 1 millisecond using 465.25 updates requires an update period of 465.25 kHz.
- If the system clock operates at 100 MHz, program a timer module to pulse the SYNC\_IN input every  $100000000/465250 = 215$  counts.

When the timer module is programmed along with the MAXVAL, MINVAL, and STEP registers, the DATA register is written with a value equal to MAXVAL as a starting point because the DAC is only down counting. When writing to the DATA, STEP, MAXVAL, and MINVAL registers, ensure that FORMAT has the desired value and that the data values are properly justified to match FORMAT. The SYNC\_EN, DOWN, and AUTO bits of the CTRL register should be set. The CTRL[UP] and CTRL[PDN] bits are

cleared. To suppress glitches on the output, set CTRL[FILT\_CNT] and CTRL[FILT\_EN]. The desired waveform starts within 12 microseconds from the clearing of CTRL[PDN] and continues until CTRL[PDN] is set or the timer is stopped.

## 26.3.5 Sources of Waveform Distortion

### 26.3.5.1 Switching Glitches


When a new digital value is presented to the DAC input, some glitches may appear on the output as the new values propagate through the circuitry. Eventually, these glitches settle out and the output slews to its new value. To avoid these glitches, set FILT\_EN to 1 and give FILT\_CNT a suitable value to cause the DAC to hold its current output for the number of clock cycles specified in the description of the FILT\_CNT field, during which time the switching glitches settle out. After the filter time is satisfied, the output smoothly slews to the new value.

### 26.3.5.2 Slew Effects

The example waveforms are ideal waveforms and show transitions as step functions. In reality, the DAC output has a finite slew rate that rounds off the steps. Whether this rounding off is noticeable depends on the output step size (larger output changes require longer settling times) and on the update period (longer dwell times make the settling times less noticeable).

### 26.3.5.3 Clipping Effects (Automatic Mode Only)

One form of clipping occurs during automatic waveform generation when the difference between MAXVAL and MINVAL is not a (near) even multiple of the STEP value. This results in a partial step as the waveform approaches MAXVAL and MINVAL. The following figure shows an example.



**Figure 26-38. Triangle Waveform Example with Clipping**

Another form of clipping occurs when the MAXVAL or MINVAL is beyond the output range of the DAC. The maximum and minimum voltages that can be driven out are defined in the device data sheet.

## 26.4 Resets

When reset, all of the registers return to the reset state.

## 26.5 Clocks

The DAC uses the system bus clock (IPBus clock).

## 26.6 Interrupts

The DAC module does not generate any interrupts.



# Chapter 27

## Pulse Width Modulator A (PWMA)

### 27.1 Introduction

The pulse width modulator (PWM) module contains PWM submodules, each of which is set up to control a single half-bridge power stage. Fault channel support is provided.

This PWM module can generate various switching patterns, including highly sophisticated waveforms. It can be used to control all known motor types and is ideal for controlling different Switched Mode Power Supplies (SMPS) topologies as well.

#### 27.1.1 Features

- 16 bits of resolution for center, edge aligned, and asymmetrical PWMs
- Fractional delay for enhanced resolution of the PWM period and edge placement
- PWM outputs that can operate as complementary pairs or independent channels
- Ability to accept signed numbers for PWM generation
- Independent control of both edges of each PWM output
- Support for synchronization to external hardware or other PWM
- Double buffered PWM registers
  - Integral reload rates from 1 to 16
  - Half cycle reload capability
- Multiple output trigger events can be generated per PWM cycle via hardware
- Support for double switching PWM outputs
- Fault inputs can be assigned to control multiple PWM outputs
- Programmable filters for fault inputs
- Independently programmable PWM output polarity
- Independent top and bottom deadtime insertion
- Each complementary pair can operate with its own PWM frequency and deadtime values
- Individual software control for each PWM output
- All outputs can be programmed to change simultaneously via a FORCE\_OUT event

- PWM\_X pin can optionally output a third PWM signal from each submodule
- Channels not used for PWM generation can be used for buffered output compare functions
- Channels not used for PWM generation can be used for input capture functions
- Enhanced dual edge capture functionality
- The option to supply the source for each complementary PWM signal pair from any of the following:
  - Crossbar module outputs
  - External ADC input, taking into account values set in ADC high and low limit registers

### 27.1.2 Modes of Operation

Be careful when using this module in stop, wait and debug operating modes.

#### CAUTION

Some applications (such as three-phase AC motors) require regular software updates for proper operation. Failure to provide regular software updates could result in destroying the hardware setup.

To accommodate this situation, PWM outputs are placed in their inactive states in stop mode, and they can optionally be placed in inactive states in wait and debug (EOnCE) modes. PWM outputs are reactivated (assuming they were active beforehand) when these modes are exited.

**Table 27-1. Modes when PWM Operation is Restricted**

Mode	Description
Stop	PWM outputs are inactive.
Wait	PWM outputs are driven or inactive as a function of CTRL2[WAITEN].
Debug	CPU and peripheral clocks continue to run, but the CPU may stall for periods of time. PWM outputs are driven or inactive as a function of CTRL2[DBGEN].

### 27.1.3 Block Diagram

The following figure is a block diagram of the PWM.




Figure 27-1. PWM Block Diagram

### 27.1.3.1 PWM Submodule




Figure 27-2. PWM Submodule Block Diagram

## 27.2 Signal Descriptions

The PWM has pins named PWM[n]\_A, PWM[n]\_B, PWM[n]\_X, FAULT[n], PWM[n]\_EXT\_SYNC, EXT\_FORCE, PWM[n]\_EXTA, and PWM[n]\_EXTB. The PWM also has an on-chip input called EXT\_CLK and output signals called PWM[n]\_OUT\_TRIGx.

### 27.2.1 PWM[n]\_A and PWM[n]\_B - External PWM Output Pair

These pins are the output pins of the PWM channels. These pins can be independent PWM signals or a complementary pair. When not needed as an output, they can be used as inputs to the input capture circuitry.



### 27.2.2 PWM[n]\_X - Auxiliary PWM Output signal

These pins are the auxiliary output pins of the PWM channels. They can be independent PWM signals. When not needed as an output, they can be used as inputs to the input capture circuitry or used to detect the polarity of the current flowing through the complementary circuit at deadtime correction.

### 27.2.3 FAULT[n] - Fault Inputs

These are input pins for disabling selected PWM outputs.

### 27.2.4 PWM[n]\_EXT\_SYNC - External Synchronization Signal

These input signals allow a source external to the PWM to initialize the PWM counter. In this manner, the PWM can be synchronized to external circuitry.

### 27.2.5 EXT\_FORCE - External Output Force Signal

This input signal allows a source external to the PWM to force an update of the PWM outputs. In this manner, the PWM can be synchronized to external circuitry.

### 27.2.6 PWM[n]\_EXTA and PWM[n]\_EXTB - Alternate PWM Control Signals

These pins allow an alternate source to control the PWM\_A and PWM\_B outputs. Typically, either the PWM\_EXTA or PWM\_EXTB input (depending on the state of MCTRL[IPOL]) is used for the generation of a complementary pair. Typical control signals include ADC conversion high/low limits, TMR outputs, GPIO inputs, and comparator outputs.

### 27.2.7 PWM[n]\_OUT\_TRIG0 and PWM[n]\_OUT\_TRIG1 - Output Triggers

These outputs allow the PWM submodules to control timing of ADC conversions. See the description of the Output Trigger Control Register for information about how to enable these outputs and how the compare registers match up to the output triggers.

## 27.2.8 EXT\_CLK - External Clock Signal

This signal allows a source external to the PWM (typically a timer or an off-chip source) to control the PWM clocking. In this manner, the PWM can be synchronized to the timer, or multiple chips can be synchronized to each other.

## 27.3 Memory Map and Registers

The address of a register is the sum of a base address and an address offset. The base address is defined at the core level, and the address offset is defined at the module level. The PWM module has a set of registers for each PWM submodule, for the configuration logic, and for each fault channel. While the registers are 16-bit wide, they can be accessed in pairs as 32-bit registers.

Submodule registers are repeated for each PWM submodule. To designate which submodule they are in, register names are prefixed with SM0, SM1, SM2, and SM3. The base address of submodule 0 is the same as the base address for the PWM module as a whole. The base address of submodule 1 is offset \$30 from the base address for the PWM module as a whole. This \$30 offset is based on the number of registers in a submodule. The base address of submodule 2 is equal to the base address of submodule 1 plus this same \$30 offset. The pattern repeats for the base address of submodule 3.

The base address of the configuration registers is equal to the base address of the PWM module as a whole plus an offset of \$C0.

Fault channel registers are repeated for each fault channel. To designate which fault channel they are in, register names are prefixed with F0 and F1. The base address of fault channel 0 is equal to the base address of the PWM module as a whole plus an offset of \$C6. The base address of fault channel 1 is the base address of fault channel 0 + \$4. This \$4 offset is based on the number of registers in a fault channel. Each of the four fields in the fault channel registers corresponds to fault inputs 3-0.

### PWMA memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E600	Counter Register (PWMA_SM0CNT)	16	R	0000h	<a href="#">27.3.1/559</a>
E601	Initial Count Register (PWMA_SM0INIT)	16	R/W	0000h	<a href="#">27.3.2/559</a>

*Table continues on the next page...*

**PWMA memory map (continued)**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E602	Control 2 Register (PWMA_SM0CTRL2)	16	R/W	0000h	<a href="#">27.3.3/560</a>
E603	Control Register (PWMA_SM0CTRL)	16	R/W	0400h	<a href="#">27.3.4/562</a>
E605	Value Register 0 (PWMA_SM0VAL0)	16	R/W	0000h	<a href="#">27.3.5/564</a>
E606	Fractional Value Register 1 (PWMA_SM0FRACVAL1)	16	R/W	0000h	<a href="#">27.3.6/565</a>
E607	Value Register 1 (PWMA_SM0VAL1)	16	R/W	0000h	<a href="#">27.3.7/565</a>
E608	Fractional Value Register 2 (PWMA_SM0FRACVAL2)	16	R/W	0000h	<a href="#">27.3.8/566</a>
E609	Value Register 2 (PWMA_SM0VAL2)	16	R/W	0000h	<a href="#">27.3.9/567</a>
E60A	Fractional Value Register 3 (PWMA_SM0FRACVAL3)	16	R/W	0000h	<a href="#">27.3.10/567</a>
E60B	Value Register 3 (PWMA_SM0VAL3)	16	R/W	0000h	<a href="#">27.3.11/568</a>
E60C	Fractional Value Register 4 (PWMA_SM0FRACVAL4)	16	R/W	0000h	<a href="#">27.3.12/568</a>
E60D	Value Register 4 (PWMA_SM0VAL4)	16	R/W	0000h	<a href="#">27.3.13/569</a>
E60E	Fractional Value Register 5 (PWMA_SM0FRACVAL5)	16	R/W	0000h	<a href="#">27.3.14/569</a>
E60F	Value Register 5 (PWMA_SM0VAL5)	16	R/W	0000h	<a href="#">27.3.15/570</a>
E610	Fractional Control Register (PWMA_SM0FRCTRL)	16	R/W	0000h	<a href="#">27.3.16/570</a>
E611	Output Control Register (PWMA_SM0OCTRL)	16	R/W	0000h	<a href="#">27.3.17/572</a>
E612	Status Register (PWMA_SM0STS)	16	w1c	0000h	<a href="#">27.3.18/573</a>
E613	Interrupt Enable Register (PWMA_SM0INTEN)	16	R/W	0000h	<a href="#">27.3.19/575</a>
E614	DMA Enable Register (PWMA_SM0DMAEN)	16	R/W	0000h	<a href="#">27.3.20/577</a>
E615	Output Trigger Control Register (PWMA_SM0TCTRL)	16	R/W	0000h	<a href="#">27.3.21/578</a>
E616	Fault Disable Mapping Register 0 (PWMA_SM0DISMAP0)	16	R/W	FFFFh	<a href="#">27.3.22/579</a>
E617	Fault Disable Mapping Register 1 (PWMA_SM0DISMAP1)	16	R/W	FFFFh	<a href="#">27.3.23/580</a>
E618	Deadtime Count Register 0 (PWMA_SM0DTCNT0)	16	R/W	07FFh	<a href="#">27.3.24/581</a>
E619	Deadtime Count Register 1 (PWMA_SM0DTCNT1)	16	R/W	07FFh	<a href="#">27.3.25/581</a>
E61A	Capture Control A Register (PWMA_SM0CAPTCTRLA)	16	R/W	0000h	<a href="#">27.3.26/582</a>
E61B	Capture Compare A Register (PWMA_SM0CAPTCOMPA)	16	R/W	0000h	<a href="#">27.3.27/584</a>

Table continues on the next page...

**PWMA memory map (continued)**

<b>Absolute address (hex)</b>	<b>Register name</b>	<b>Width (in bits)</b>	<b>Access</b>	<b>Reset value</b>	<b>Section/page</b>
E61C	Capture Control B Register (PWMA_SM0CAPCTRLB)	16	R/W	0000h	<a href="#">27.3.28/584</a>
E61D	Capture Compare B Register (PWMA_SM0CAPTCOMP B)	16	R/W	0000h	<a href="#">27.3.29/586</a>
E61E	Capture Control X Register (PWMA_SM0CAPCTRLX)	16	R/W	0000h	<a href="#">27.3.30/586</a>
E61F	Capture Compare X Register (PWMA_SM0CAPTCOMP X)	16	R/W	0000h	<a href="#">27.3.31/588</a>
E620	Capture Value 0 Register (PWMA_SM0CVAL0)	16	R	0000h	<a href="#">27.3.32/589</a>
E621	Capture Value 0 Cycle Register (PWMA_SM0CVAL0CYC)	16	R	0000h	<a href="#">27.3.33/589</a>
E622	Capture Value 1 Register (PWMA_SM0CVAL1)	16	R	0000h	<a href="#">27.3.34/589</a>
E623	Capture Value 1 Cycle Register (PWMA_SM0CVAL1CYC)	16	R	0000h	<a href="#">27.3.35/590</a>
E624	Capture Value 2 Register (PWMA_SM0CVAL2)	16	R	0000h	<a href="#">27.3.36/590</a>
E625	Capture Value 2 Cycle Register (PWMA_SM0CVAL2CYC)	16	R	0000h	<a href="#">27.3.37/591</a>
E626	Capture Value 3 Register (PWMA_SM0CVAL3)	16	R	0000h	<a href="#">27.3.38/591</a>
E627	Capture Value 3 Cycle Register (PWMA_SM0CVAL3CYC)	16	R	0000h	<a href="#">27.3.39/591</a>
E628	Capture Value 4 Register (PWMA_SM0CVAL4)	16	R	0000h	<a href="#">27.3.40/592</a>
E629	Capture Value 4 Cycle Register (PWMA_SM0CVAL4CYC)	16	R	0000h	<a href="#">27.3.41/592</a>
E62A	Capture Value 5 Register (PWMA_SM0CVAL5)	16	R	0000h	<a href="#">27.3.42/593</a>
E62B	Capture Value 5 Cycle Register (PWMA_SM0CVAL5CYC)	16	R	0000h	<a href="#">27.3.43/593</a>
E630	Counter Register (PWMA_SM1CNT)	16	R	0000h	<a href="#">27.3.1/559</a>
E631	Initial Count Register (PWMA_SM1INIT)	16	R/W	0000h	<a href="#">27.3.2/559</a>
E632	Control 2 Register (PWMA_SM1CTRL2)	16	R/W	0000h	<a href="#">27.3.3/560</a>
E633	Control Register (PWMA_SM1CTRL)	16	R/W	0400h	<a href="#">27.3.4/562</a>
E635	Value Register 0 (PWMA_SM1VAL0)	16	R/W	0000h	<a href="#">27.3.5/564</a>
E636	Fractional Value Register 1 (PWMA_SM1FRACVAL1)	16	R/W	0000h	<a href="#">27.3.6/565</a>
E637	Value Register 1 (PWMA_SM1VAL1)	16	R/W	0000h	<a href="#">27.3.7/565</a>
E638	Fractional Value Register 2 (PWMA_SM1FRACVAL2)	16	R/W	0000h	<a href="#">27.3.8/566</a>
E639	Value Register 2 (PWMA_SM1VAL2)	16	R/W	0000h	<a href="#">27.3.9/567</a>
E63A	Fractional Value Register 3 (PWMA_SM1FRACVAL3)	16	R/W	0000h	<a href="#">27.3.10/567</a>

*Table continues on the next page...*

**PWMA memory map (continued)**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E63B	Value Register 3 (PWMA_SM1VAL3)	16	R/W	0000h	<a href="#">27.3.11/568</a>
E63C	Fractional Value Register 4 (PWMA_SM1FRACVAL4)	16	R/W	0000h	<a href="#">27.3.12/568</a>
E63D	Value Register 4 (PWMA_SM1VAL4)	16	R/W	0000h	<a href="#">27.3.13/569</a>
E63E	Fractional Value Register 5 (PWMA_SM1FRACVAL5)	16	R/W	0000h	<a href="#">27.3.14/569</a>
E63F	Value Register 5 (PWMA_SM1VAL5)	16	R/W	0000h	<a href="#">27.3.15/570</a>
E640	Fractional Control Register (PWMA_SM1FRCTRL)	16	R/W	0000h	<a href="#">27.3.16/570</a>
E641	Output Control Register (PWMA_SM1OCTRL)	16	R/W	0000h	<a href="#">27.3.17/572</a>
E642	Status Register (PWMA_SM1STS)	16	w1c	0000h	<a href="#">27.3.18/573</a>
E643	Interrupt Enable Register (PWMA_SM1INTEN)	16	R/W	0000h	<a href="#">27.3.19/575</a>
E644	DMA Enable Register (PWMA_SM1DMAEN)	16	R/W	0000h	<a href="#">27.3.20/577</a>
E645	Output Trigger Control Register (PWMA_SM1TCTRL)	16	R/W	0000h	<a href="#">27.3.21/578</a>
E646	Fault Disable Mapping Register 0 (PWMA_SM1DISMAP0)	16	R/W	FFFFh	<a href="#">27.3.22/579</a>
E647	Fault Disable Mapping Register 1 (PWMA_SM1DISMAP1)	16	R/W	FFFFh	<a href="#">27.3.23/580</a>
E648	Deadtime Count Register 0 (PWMA_SM1DTCNT0)	16	R/W	07FFh	<a href="#">27.3.24/581</a>
E649	Deadtime Count Register 1 (PWMA_SM1DTCNT1)	16	R/W	07FFh	<a href="#">27.3.25/581</a>
E64A	Capture Control A Register (PWMA_SM1CAPTCTRLA)	16	R/W	0000h	<a href="#">27.3.26/582</a>
E64B	Capture Compare A Register (PWMA_SM1CAPTCOMPA)	16	R/W	0000h	<a href="#">27.3.27/584</a>
E64C	Capture Control B Register (PWMA_SM1CAPTCTRLB)	16	R/W	0000h	<a href="#">27.3.28/584</a>
E64D	Capture Compare B Register (PWMA_SM1CAPTCOMPB)	16	R/W	0000h	<a href="#">27.3.29/586</a>
E64E	Capture Control X Register (PWMA_SM1CAPTCTRLX)	16	R/W	0000h	<a href="#">27.3.30/586</a>
E64F	Capture Compare X Register (PWMA_SM1CAPTCOMPX)	16	R/W	0000h	<a href="#">27.3.31/588</a>
E650	Capture Value 0 Register (PWMA_SM1CVAL0)	16	R	0000h	<a href="#">27.3.32/589</a>

Table continues on the next page...

**PWMA memory map (continued)**

<b>Absolute address (hex)</b>	<b>Register name</b>	<b>Width (in bits)</b>	<b>Access</b>	<b>Reset value</b>	<b>Section/page</b>
E651	Capture Value 0 Cycle Register (PWMA_SM1CVAL0CYC)	16	R	0000h	<a href="#">27.3.33/589</a>
E652	Capture Value 1 Register (PWMA_SM1CVAL1)	16	R	0000h	<a href="#">27.3.34/589</a>
E653	Capture Value 1 Cycle Register (PWMA_SM1CVAL1CYC)	16	R	0000h	<a href="#">27.3.35/590</a>
E654	Capture Value 2 Register (PWMA_SM1CVAL2)	16	R	0000h	<a href="#">27.3.36/590</a>
E655	Capture Value 2 Cycle Register (PWMA_SM1CVAL2CYC)	16	R	0000h	<a href="#">27.3.37/591</a>
E656	Capture Value 3 Register (PWMA_SM1CVAL3)	16	R	0000h	<a href="#">27.3.38/591</a>
E657	Capture Value 3 Cycle Register (PWMA_SM1CVAL3CYC)	16	R	0000h	<a href="#">27.3.39/591</a>
E658	Capture Value 4 Register (PWMA_SM1CVAL4)	16	R	0000h	<a href="#">27.3.40/592</a>
E659	Capture Value 4 Cycle Register (PWMA_SM1CVAL4CYC)	16	R	0000h	<a href="#">27.3.41/592</a>
E65A	Capture Value 5 Register (PWMA_SM1CVAL5)	16	R	0000h	<a href="#">27.3.42/593</a>
E65B	Capture Value 5 Cycle Register (PWMA_SM1CVAL5CYC)	16	R	0000h	<a href="#">27.3.43/593</a>
E660	Counter Register (PWMA_SM2CNT)	16	R	0000h	<a href="#">27.3.1/559</a>
E661	Initial Count Register (PWMA_SM2INIT)	16	R/W	0000h	<a href="#">27.3.2/559</a>
E662	Control 2 Register (PWMA_SM2CTRL2)	16	R/W	0000h	<a href="#">27.3.3/560</a>
E663	Control Register (PWMA_SM2CTRL)	16	R/W	0400h	<a href="#">27.3.4/562</a>
E665	Value Register 0 (PWMA_SM2VAL0)	16	R/W	0000h	<a href="#">27.3.5/564</a>
E666	Fractional Value Register 1 (PWMA_SM2FRACVAL1)	16	R/W	0000h	<a href="#">27.3.6/565</a>
E667	Value Register 1 (PWMA_SM2VAL1)	16	R/W	0000h	<a href="#">27.3.7/565</a>
E668	Fractional Value Register 2 (PWMA_SM2FRACVAL2)	16	R/W	0000h	<a href="#">27.3.8/566</a>
E669	Value Register 2 (PWMA_SM2VAL2)	16	R/W	0000h	<a href="#">27.3.9/567</a>
E66A	Fractional Value Register 3 (PWMA_SM2FRACVAL3)	16	R/W	0000h	<a href="#">27.3.10/567</a>
E66B	Value Register 3 (PWMA_SM2VAL3)	16	R/W	0000h	<a href="#">27.3.11/568</a>
E66C	Fractional Value Register 4 (PWMA_SM2FRACVAL4)	16	R/W	0000h	<a href="#">27.3.12/568</a>
E66D	Value Register 4 (PWMA_SM2VAL4)	16	R/W	0000h	<a href="#">27.3.13/569</a>
E66E	Fractional Value Register 5 (PWMA_SM2FRACVAL5)	16	R/W	0000h	<a href="#">27.3.14/569</a>
E66F	Value Register 5 (PWMA_SM2VAL5)	16	R/W	0000h	<a href="#">27.3.15/570</a>

*Table continues on the next page...*

**PWMA memory map (continued)**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E670	Fractional Control Register (PWMA_SM2FRCTRL)	16	R/W	0000h	<a href="#">27.3.16/570</a>
E671	Output Control Register (PWMA_SM2OCTRL)	16	R/W	0000h	<a href="#">27.3.17/572</a>
E672	Status Register (PWMA_SM2STS)	16	w1c	0000h	<a href="#">27.3.18/573</a>
E673	Interrupt Enable Register (PWMA_SM2INTEN)	16	R/W	0000h	<a href="#">27.3.19/575</a>
E674	DMA Enable Register (PWMA_SM2DMAEN)	16	R/W	0000h	<a href="#">27.3.20/577</a>
E675	Output Trigger Control Register (PWMA_SM2TCTRL)	16	R/W	0000h	<a href="#">27.3.21/578</a>
E676	Fault Disable Mapping Register 0 (PWMA_SM2DISMAP0)	16	R/W	FFFFh	<a href="#">27.3.22/579</a>
E677	Fault Disable Mapping Register 1 (PWMA_SM2DISMAP1)	16	R/W	FFFFh	<a href="#">27.3.23/580</a>
E678	Deadtime Count Register 0 (PWMA_SM2DTCNT0)	16	R/W	07FFh	<a href="#">27.3.24/581</a>
E679	Deadtime Count Register 1 (PWMA_SM2DTCNT1)	16	R/W	07FFh	<a href="#">27.3.25/581</a>
E67A	Capture Control A Register (PWMA_SM2CAPTCTRLA)	16	R/W	0000h	<a href="#">27.3.26/582</a>
E67B	Capture Compare A Register (PWMA_SM2CAPTCOMPA)	16	R/W	0000h	<a href="#">27.3.27/584</a>
E67C	Capture Control B Register (PWMA_SM2CAPTCTRLB)	16	R/W	0000h	<a href="#">27.3.28/584</a>
E67D	Capture Compare B Register (PWMA_SM2CAPTCOMP B)	16	R/W	0000h	<a href="#">27.3.29/586</a>
E67E	Capture Control X Register (PWMA_SM2CAPTCTRLX)	16	R/W	0000h	<a href="#">27.3.30/586</a>
E67F	Capture Compare X Register (PWMA_SM2CAPTCOMP X)	16	R/W	0000h	<a href="#">27.3.31/588</a>
E680	Capture Value 0 Register (PWMA_SM2CVAL0)	16	R	0000h	<a href="#">27.3.32/589</a>
E681	Capture Value 0 Cycle Register (PWMA_SM2CVAL0CYC)	16	R	0000h	<a href="#">27.3.33/589</a>
E682	Capture Value 1 Register (PWMA_SM2CVAL1)	16	R	0000h	<a href="#">27.3.34/589</a>
E683	Capture Value 1 Cycle Register (PWMA_SM2CVAL1CYC)	16	R	0000h	<a href="#">27.3.35/590</a>
E684	Capture Value 2 Register (PWMA_SM2CVAL2)	16	R	0000h	<a href="#">27.3.36/590</a>
E685	Capture Value 2 Cycle Register (PWMA_SM2CVAL2CYC)	16	R	0000h	<a href="#">27.3.37/591</a>

Table continues on the next page...



**PWMA memory map (continued)**

<b>Absolute address (hex)</b>	<b>Register name</b>	<b>Width (in bits)</b>	<b>Access</b>	<b>Reset value</b>	<b>Section/page</b>
E686	Capture Value 3 Register (PWMA_SM2CVAL3)	16	R	0000h	<a href="#">27.3.38/591</a>
E687	Capture Value 3 Cycle Register (PWMA_SM2CVAL3CYC)	16	R	0000h	<a href="#">27.3.39/591</a>
E688	Capture Value 4 Register (PWMA_SM2CVAL4)	16	R	0000h	<a href="#">27.3.40/592</a>
E689	Capture Value 4 Cycle Register (PWMA_SM2CVAL4CYC)	16	R	0000h	<a href="#">27.3.41/592</a>
E68A	Capture Value 5 Register (PWMA_SM2CVAL5)	16	R	0000h	<a href="#">27.3.42/593</a>
E68B	Capture Value 5 Cycle Register (PWMA_SM2CVAL5CYC)	16	R	0000h	<a href="#">27.3.43/593</a>
E690	Counter Register (PWMA_SM3CNT)	16	R	0000h	<a href="#">27.3.1/559</a>
E691	Initial Count Register (PWMA_SM3INIT)	16	R/W	0000h	<a href="#">27.3.2/559</a>
E692	Control 2 Register (PWMA_SM3CTRL2)	16	R/W	0000h	<a href="#">27.3.3/560</a>
E693	Control Register (PWMA_SM3CTRL)	16	R/W	0400h	<a href="#">27.3.4/562</a>
E695	Value Register 0 (PWMA_SM3VAL0)	16	R/W	0000h	<a href="#">27.3.5/564</a>
E696	Fractional Value Register 1 (PWMA_SM3FRACVAL1)	16	R/W	0000h	<a href="#">27.3.6/565</a>
E697	Value Register 1 (PWMA_SM3VAL1)	16	R/W	0000h	<a href="#">27.3.7/565</a>
E698	Fractional Value Register 2 (PWMA_SM3FRACVAL2)	16	R/W	0000h	<a href="#">27.3.8/566</a>
E699	Value Register 2 (PWMA_SM3VAL2)	16	R/W	0000h	<a href="#">27.3.9/567</a>
E69A	Fractional Value Register 3 (PWMA_SM3FRACVAL3)	16	R/W	0000h	<a href="#">27.3.10/567</a>
E69B	Value Register 3 (PWMA_SM3VAL3)	16	R/W	0000h	<a href="#">27.3.11/568</a>
E69C	Fractional Value Register 4 (PWMA_SM3FRACVAL4)	16	R/W	0000h	<a href="#">27.3.12/568</a>
E69D	Value Register 4 (PWMA_SM3VAL4)	16	R/W	0000h	<a href="#">27.3.13/569</a>
E69E	Fractional Value Register 5 (PWMA_SM3FRACVAL5)	16	R/W	0000h	<a href="#">27.3.14/569</a>
E69F	Value Register 5 (PWMA_SM3VAL5)	16	R/W	0000h	<a href="#">27.3.15/570</a>
E6A0	Fractional Control Register (PWMA_SM3FRCTRL)	16	R/W	0000h	<a href="#">27.3.16/570</a>
E6A1	Output Control Register (PWMA_SM3OCTRL)	16	R/W	0000h	<a href="#">27.3.17/572</a>
E6A2	Status Register (PWMA_SM3STS)	16	w1c	0000h	<a href="#">27.3.18/573</a>
E6A3	Interrupt Enable Register (PWMA_SM3INTEN)	16	R/W	0000h	<a href="#">27.3.19/575</a>
E6A4	DMA Enable Register (PWMA_SM3DMAEN)	16	R/W	0000h	<a href="#">27.3.20/577</a>

*Table continues on the next page...*



**PWMA memory map (continued)**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E6A5	Output Trigger Control Register (PWMA_SM3TCTRL)	16	R/W	0000h	<a href="#">27.3.21/578</a>
E6A6	Fault Disable Mapping Register 0 (PWMA_SM3DISMAP0)	16	R/W	FFFFh	<a href="#">27.3.22/579</a>
E6A7	Fault Disable Mapping Register 1 (PWMA_SM3DISMAP1)	16	R/W	FFFFh	<a href="#">27.3.23/580</a>
E6A8	Deadtime Count Register 0 (PWMA_SM3DTCNT0)	16	R/W	07FFh	<a href="#">27.3.24/581</a>
E6A9	Deadtime Count Register 1 (PWMA_SM3DTCNT1)	16	R/W	07FFh	<a href="#">27.3.25/581</a>
E6AA	Capture Control A Register (PWMA_SM3CAPTCTRLA)	16	R/W	0000h	<a href="#">27.3.26/582</a>
E6AB	Capture Compare A Register (PWMA_SM3CAPTCOMPA)	16	R/W	0000h	<a href="#">27.3.27/584</a>
E6AC	Capture Control B Register (PWMA_SM3CAPTCTRLB)	16	R/W	0000h	<a href="#">27.3.28/584</a>
E6AD	Capture Compare B Register (PWMA_SM3CAPTCOMP B)	16	R/W	0000h	<a href="#">27.3.29/586</a>
E6AE	Capture Control X Register (PWMA_SM3CAPTCTRLX)	16	R/W	0000h	<a href="#">27.3.30/586</a>
E6AF	Capture Compare X Register (PWMA_SM3CAPTCOMP X)	16	R/W	0000h	<a href="#">27.3.31/588</a>
E6B0	Capture Value 0 Register (PWMA_SM3CVAL0)	16	R	0000h	<a href="#">27.3.32/589</a>
E6B1	Capture Value 0 Cycle Register (PWMA_SM3CVAL0CYC)	16	R	0000h	<a href="#">27.3.33/589</a>
E6B2	Capture Value 1 Register (PWMA_SM3CVAL1)	16	R	0000h	<a href="#">27.3.34/589</a>
E6B3	Capture Value 1 Cycle Register (PWMA_SM3CVAL1CYC)	16	R	0000h	<a href="#">27.3.35/590</a>
E6B4	Capture Value 2 Register (PWMA_SM3CVAL2)	16	R	0000h	<a href="#">27.3.36/590</a>
E6B5	Capture Value 2 Cycle Register (PWMA_SM3CVAL2CYC)	16	R	0000h	<a href="#">27.3.37/591</a>
E6B6	Capture Value 3 Register (PWMA_SM3CVAL3)	16	R	0000h	<a href="#">27.3.38/591</a>
E6B7	Capture Value 3 Cycle Register (PWMA_SM3CVAL3CYC)	16	R	0000h	<a href="#">27.3.39/591</a>
E6B8	Capture Value 4 Register (PWMA_SM3CVAL4)	16	R	0000h	<a href="#">27.3.40/592</a>
E6B9	Capture Value 4 Cycle Register (PWMA_SM3CVAL4CYC)	16	R	0000h	<a href="#">27.3.41/592</a>
E6BA	Capture Value 5 Register (PWMA_SM3CVAL5)	16	R	0000h	<a href="#">27.3.42/593</a>

Table continues on the next page...

**PWMA memory map (continued)**

<b>Absolute address (hex)</b>	<b>Register name</b>	<b>Width (in bits)</b>	<b>Access</b>	<b>Reset value</b>	<b>Section/page</b>
E6BB	Capture Value 5 Cycle Register (PWMA_SM3CVAL5CYC)	16	R	0000h	<a href="#">27.3.43/593</a>
E6C0	Output Enable Register (PWMA_OUTEN)	16	R/W	0000h	<a href="#">27.3.45/593</a>
E6C1	Mask Register (PWMA_MASK)	16	R/W	0000h	<a href="#">27.3.46/594</a>
E6C2	Software Controlled Output Register (PWMA_SWCOUT)	16	R/W	0000h	<a href="#">27.3.47/595</a>
E6C3	PWM Source Select Register (PWMA_DTSSRCSEL)	16	R/W	0000h	<a href="#">27.3.48/597</a>
E6C4	Master Control Register (PWMA_MCTRL)	16	R/W	0000h	<a href="#">27.3.49/599</a>
E6C5	Master Control 2 Register (PWMA_MCTRL2)	16	R/W	0000h	<a href="#">27.3.50/600</a>
E6C6	Fault Control Register (PWMA_FCTRL0)	16	R/W	0000h	<a href="#">27.3.51/601</a>
E6C7	Fault Status Register (PWMA_FSTS0)	16	R/W	0000h	<a href="#">27.3.52/602</a>
E6C8	Fault Filter Register (PWMA_FFILT0)	16	R/W	0000h	<a href="#">27.3.53/603</a>
E6C9	Fault Test Register (PWMA_FTST0)	16	R/W	0000h	<a href="#">27.3.54/604</a>
E6CA	Fault Test Register (PWMA_FCTRL20)	16	R/W	0000h	<a href="#">27.3.44/605</a>
E6CA	Fault Control Register (PWMA_FCTRL1)	16	R/W	0000h	<a href="#">27.3.51/601</a>
E6CB	Fault Status Register (PWMA_FSTS1)	16	R/W	0000h	<a href="#">27.3.52/602</a>
E6CC	Fault Filter Register (PWMA_FFILT1)	16	R/W	0000h	<a href="#">27.3.53/603</a>
E6CD	Fault Test Register (PWMA_FTST1)	16	R/W	0000h	<a href="#">27.3.54/604</a>
E6CE	Fault Test Register (PWMA_FCTRL21)	16	R/W	0000h	<a href="#">27.3.44/605</a>

### 27.3.1 Counter Register (PWMA\_SMnCNT)

This read-only register displays the state of the signed 16-bit submodule counter. This register is not byte accessible.

Address: E600h base + 0h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	CNT															
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**PWMA\_SMnCNT field descriptions**

Field	Description
15–0 CNT	Counter Register Bits

### 27.3.2 Initial Count Register (PWMA\_SMnINIT)

The 16-bit signed value in this buffered, read/write register defines the initial count value for the PWM in PWM clock periods. This is the value loaded into the submodule counter when local sync, master sync, or master reload is asserted (based on the value of CTRL2[INIT\_SEL]) or when CTRL2[FORCE] is asserted and force init is enabled. For PWM operation, the buffered contents of this register are loaded into the counter at the start of every PWM cycle. This register is not byte accessible.

#### NOTE

The INIT register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. This register cannot be written when MCTRL[LDOK] is set. Reading INIT reads the value in a buffer and not necessarily the value the PWM generator is currently using.

Address: E600h base + 1h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	INIT															
Write	INIT															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### PWMA\_SMnINIT field descriptions

Field	Description
15–0 INIT	Initial Count Register Bits

### 27.3.3 Control 2 Register (PWMA\_SMnCTRL2)

Address: E600h base + 2h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8
Read	DBGEN	WAITEN	INDEP	PWM23_ INIT	PWM45_ INIT	PWMX_INIT	INIT_SEL	
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	FRCEN	0	FORCE_SEL			RELOAD_ SEL	CLK_SEL	
Write		FORCE						
Reset	0	0	0	0	0	0	0	0

### PWMA\_SMnCTRL2 field descriptions

Field	Description
15 DBGEN	<p>Debug Enable</p> <p>When set to one, the PWM will continue to run while the chip is in debug mode. If the device enters debug mode and this bit is zero, then the PWM outputs will be disabled until debug mode is exited. At that point the PWM pins will resume operation as programmed in the PWM registers.</p> <p>For certain types of motors (such as 3-phase AC), it is imperative that this bit be left in its default state (in which the PWM is disabled in debug mode). Failure to do so could result in damage to the motor or inverter. For other types of motors (example: DC motors), this bit might safely be set to one, enabling the PWM in debug mode. The key point is PWM parameter updates will not occur in debug mode. Any motors requiring such updates should be disabled during debug mode. If in doubt, leave this bit set to zero.</p>
14 WAITEN	<p>WAIT Enable</p> <p>When set to one, the PWM will continue to run while the chip is in WAIT mode. In this mode, the peripheral clock continues to run but the CPU clock does not. If the device enters WAIT mode and this bit is zero, then the PWM outputs will be disabled until WAIT mode is exited. At that point the PWM pins will resume operation as programmed in the PWM registers.</p> <p>For certain types of motors (such as 3-phase AC), it is imperative that this bit be left in its default state (in which the PWM is disabled in WAIT mode). Failure to do so could result in damage to the motor or inverter. For other types of motors (example: DC motors), this bit might safely be set to one, enabling the PWM in WAIT mode. The key point is PWM parameter updates will not occur in this mode. Any motors requiring such updates should be disabled during WAIT mode. If in doubt, leave this bit set to zero.</p>
13 INDEP	<p>Independent or Complementary Pair Operation</p> <p>This bit determines if the PWM_A and PWM_B channels will be independent PWMs or a complementary PWM pair.</p> <p>0 PWM_A and PWM_B form a complementary PWM pair. 1 PWM_A and PWM_B outputs are independent PWMs.</p>

Table continues on the next page...

**PWMA\_SMnCTRL2 field descriptions (continued)**

Field	Description
12 PWM23_INIT	PWM23 Initial Value This read/write bit determines the initial value for PWM23 and the value to which it is forced when FORCE_INIT.
11 PWM45_INIT	PWM45 Initial Value This read/write bit determines the initial value for PWM45 and the value to which it is forced when FORCE_INIT.
10 PWMX_INIT	PWM_X Initial Value This read/write bit determines the initial value for PWM_X and the value to which it is forced when FORCE_INIT.
9–8 INIT_SEL	Initialization Control Select These read/write bits control the source of the INIT signal which goes to the counter.  00 Local sync (PWM_X) causes initialization. 01 Master reload from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0. The submodule counter will only reinitialize when a master reload occurs. 10 Master sync from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0. 11 EXT_SYNC causes initialization.
7 FRCEN	Force Initialization Enable This bit allows the CTRL2[FORCE] signal to initialize the counter without regard to the signal selected by CTRL2[INIT_SEL]. This is a software controlled initialization.  0 Initialization from a FORCE_OUT event is disabled. 1 Initialization from a FORCE_OUT event is enabled.
6 FORCE	Force Initialization If CTRL2[FORCE_SEL] is set to 000, writing a 1 to this bit results in a FORCE_OUT event. This causes the following actions to be taken: <ul style="list-style-type: none"> <li>The PWM_A and PWM_B output pins will assume values based on DTSRCSEL[SMxSEL23] and DTSRCSEL[SMxSEL45].</li> <li>If CTRL2[FRCEN] is set, the counter value will be initialized with the INIT register value.</li> </ul>
5–3 FORCE_SEL	This read/write bit determines the source of the FORCE OUTPUT signal for this submodule. <ul style="list-style-type: none"> <li>000 The local force signal, CTRL2[FORCE], from this submodule is used to force updates.</li> <li>001 The master force signal from submodule 0 is used to force updates. This setting should not be used in submodule 0 as it will hold the FORCE OUTPUT signal to logic 0.</li> <li>010 The local reload signal from this submodule is used to force updates without regard to the state of LDOK.</li> <li>011 The master reload signal from submodule0 is used to force updates if LDOK is set. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0.</li> <li>100 The local sync signal from this submodule is used to force updates.</li> <li>101 The master sync signal from submodule0 is used to force updates. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0.</li> <li>110 The external force signal, EXT_FORCE, from outside the PWM module causes updates.</li> <li>111 The external sync signal, EXT_SYNC, from outside the PWM module causes updates.</li> </ul>

Table continues on the next page...

### PWMA\_SMnCTRL2 field descriptions (continued)

Field	Description
2 RELOAD_SEL	<p>Reload Source Select</p> <p>This read/write bit determines the source of the RELOAD signal for this submodule. When this bit is set, MCTRL[LDOK[0]] for submodule 0 should be used since the local MCTRL[LDOK] will be ignored.</p> <p>0 The local RELOAD signal is used to reload registers.            1 The master RELOAD signal (from submodule 0) is used to reload registers. This setting should not be used in submodule 0 as it will force the RELOAD signal to logic 0.</p>
1-0 CLK_SEL	<p>Clock Source Select</p> <p>These read/write bits determine the source of the clock signal for this submodule.</p> <p>00 The IPBus clock is used as the clock for the local prescaler and counter.            01 EXT_CLK is used as the clock for the local prescaler and counter.            10 Submodule 0's clock (AUX_CLK) is used as the source clock for the local prescaler and counter. This setting should not be used in submodule 0 as it will force the clock to logic 0.            11 reserved</p>

### 27.3.4 Control Register (PWMA\_SMnCTRL)

Address: E600h base + 3h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8
Read	LDFQ				HALF	FULL	DT	
Write								
Reset	0	0	0	0	0	1	0	0
Bit	7	6	5	4	3	2	1	0
Read	0	PRSC			SPLIT	LDMOD	DBLX	DBLEN
Write								
Reset	0	0	0	0	0	0	0	0

### PWMA\_SMnCTRL field descriptions

Field	Description
15-12 LDFQ	<p>These buffered read/write bits select the PWM load frequency. Reset clears LDFQ, selecting loading every PWM opportunity. A PWM opportunity is determined by HALF and FULL.</p> <p><b>NOTE:</b> LDFQ takes effect when the current load cycle is complete, regardless of the state of MCTRL[LDOK]. Reading LDFQ reads the buffered values and not necessarily the values currently in effect.</p> <p>0000 Every PWM opportunity            0001 Every 2 PWM opportunities            0010 Every 3 PWM opportunities            0011 Every 4 PWM opportunities            0100 Every 5 PWM opportunities            0101 Every 6 PWM opportunities</p>

Table continues on the next page...

**PWMA\_SMnCTRL field descriptions (continued)**

Field	Description
	0110 Every 7 PWM opportunities 0111 Every 8 PWM opportunities 1000 Every 9 PWM opportunities 1001 Every 10 PWM opportunities 1010 Every 11 PWM opportunities 1011 Every 12 PWM opportunities 1100 Every 13 PWM opportunities 1101 Every 14 PWM opportunities 1110 Every 15 PWM opportunities 1111 Every 16 PWM opportunities
11 HALF	Half Cycle Reload  This read/write bit enables half-cycle reloads. A half cycle is defined by when the submodule counter matches the VAL0 register and does not have to be half way through the PWM cycle.  0 Half-cycle reloads disabled. 1 Half-cycle reloads enabled.
10 FULL	Full Cycle Reload  This read/write bit enables full-cycle reloads. A full cycle is defined by when the submodule counter matches the VAL1 register. Either CTRL[HALF] or CTRL[FULL] must be set in order to move the buffered data into the registers used by the PWM generators or CTRL[LDMOD] must be set. If both CTRL[HALF] and CTRL[FULL] are set, then reloads can occur twice per cycle.  0 Full-cycle reloads disabled. 1 Full-cycle reloads enabled.
9–8 DT	Deadtime  These read only bits reflect the sampled values of the PWM_X input at the end of each deadtime. Sampling occurs at the end of deadtime 0 for DT[0] and the end of deadtime 1 for DT[1]. Reset clears these bits.
7 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
6–4 PRSC	Prescaler  These buffered read/write bits select the divide ratio of the PWM clock frequency selected by CTRL2[CLK_SEL].  <b>NOTE:</b> Reading CTRL[PRSC] reads the buffered values and not necessarily the values currently in effect. CTRL[PRSC] takes effect at the beginning of the next PWM cycle and only when the load okay bit, MCTRL[LDOK], is set or CTRL[LDMOD] is set. This field cannot be written when MCTRL[LDOK] is set.  000 PWM clock frequency = $f_{clk}$ 001 PWM clock frequency = $f_{clk}/2$ 010 PWM clock frequency = $f_{clk}/4$ 011 PWM clock frequency = $f_{clk}/8$ 100 PWM clock frequency = $f_{clk}/16$ 101 PWM clock frequency = $f_{clk}/32$ 110 PWM clock frequency = $f_{clk}/64$ 111 PWM clock frequency = $f_{clk}/128$

Table continues on the next page...

### PWMA\_SMnCTRL field descriptions (continued)

Field	Description
3 SPLIT	<p>Split the DBLPWM signal to PWMA and PWMB</p> <p>This read/write bit is only used when DBLEN is set. This bit allows the two PWM pulses generated by DBLEN to be split with one pulse on PWMA and one on PWMB. The two pulses within the same PWM period are created by an XOR function of the PWMA and PWMB sources. The splitting function causes PWMA to output the pulse that occurs when the PWMA source is 1 and the PWMB source is 0. The PWMB output occurs when the PWMB source is 1 and the PWMA source is 0. (See <a href="#">Double Switching PWMs</a>.)</p> <p>0 DBLPWM is not split. PWMA and PWMB each have double pulses. 1 DBLPWM is split to PWMA and PWMB.</p>
2 LDMOD	<p>Load Mode Select</p> <p>This read/write bit selects the timing of loading the buffered registers for this submodule.</p> <p>0 Buffered registers of this submodule are loaded and take effect at the next PWM reload if MCTRL[LDOK] is set. 1 Buffered registers of this submodule are loaded and take effect immediately upon MCTRL[LDOK] being set. In this case it is not necessary to set CTRL[FULL] or CTRL[HALF].</p>
1 DBLX	<p>PWMX Double Switching Enable</p> <p>This read/write bit enables the double switching behavior on PWMX. When this bit is set, the PWMX output shall be the exclusive OR combination of PWMA and PWMB prior to polarity and masking considerations.</p> <p>0 PWMX double pulse disabled. 1 PWMX double pulse enabled.</p>
0 DBLEN	<p>Double Switching Enable</p> <p>This read/write bit enables the double switching PWM behavior(See <a href="#">Double Switching PWMs</a>). Double switching is not compatible with fractional edge placement. Make sure this bit is clear when setting FRCTRL[FRAC23_EN], FRCTRL[FRAC45_EN], or FRCTRL[FRAC1_EN].</p> <p>0 Double switching disabled. 1 Double switching enabled.</p>

### 27.3.5 Value Register 0 (PWMA\_SMnVAL0)

Address: E600h base + 5h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	VAL0															
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### PWMA\_SMnVAL0 field descriptions

Field	Description
15–0 VAL0	Value Register 0



### PWMA\_SMnVAL0 field descriptions (continued)

Field	Description
	<p>The 16-bit signed value in this buffered, read/write register defines the mid-cycle reload point for the PWM in PWM clock periods. This value also defines when the PWM_X signal is set and the local sync signal is reset. This register is not byte accessible.</p> <p><b>NOTE:</b> The VAL0 register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. VAL0 cannot be written when MCTRL[LDOK] is set. Reading VAL0 reads the value in a buffer. It is not necessarily the value the PWM generator is currently using.</p>

### 27.3.6 Fractional Value Register 1 (PWMA\_SMnFRACVAL1)

Address: E600h base + 6h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	FRACVAL1								0							
Write	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### PWMA\_SMnFRACVAL1 field descriptions

Field	Description
15–11 FRACVAL1	<p>Fractional Value 1 Register</p> <p>These bits act as a fractional addition to the value in the VAL1 register which controls the PWM period width. The PWM period is computed in terms of IPBus clock cycles. This fractional portion is accumulated at the end of every cycle until an additional whole IPBus cycle is reached. At this time the value being used for VAL1 is temporarily incremented and the PWM cycle is extended by one clock period to compensate for the accumulated fractional values.</p> <p><b>NOTE:</b> The FRACVAL1 register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. FRACVAL1 cannot be written when MCTRL[LDOK] is set. Reading FRACVAL1 reads the value in a buffer and not necessarily the value the PWM generator is currently using.</p>
10–0 Reserved	<p>This field is reserved.</p> <p>This read-only field is reserved and always has the value 0.</p>

### 27.3.7 Value Register 1 (PWMA\_SMnVAL1)

Address: E600h base + 7h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	VAL1															
Write	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### PWMA\_SMnVAL1 field descriptions

Field	Description
15–0 VAL1	<p>Value Register 1</p> <p>The 16-bit signed value written to this buffered, read/write register defines the modulo count value (maximum count) for the submodule counter. Upon reaching this count value, the counter reloads itself with the contents of the INIT register and asserts the local sync signal while resetting PWM_X. This register is not byte accessible.</p> <p><b>NOTE:</b> The VAL1 register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. VAL1 cannot be written when MCTRL[LDOK] is set. Reading VAL1 reads the value in a buffer. It is not necessarily the value the PWM generator is currently using.</p> <p><b>NOTE:</b> When using FRACVAL1, limit the maximum value of VAL1 to 0xFFFE for unsigned applications or to 0x7FFE for signed applications in order to avoid counter rollovers caused by accumulating the fractional period defined by FRACVAL1.</p> <p><b>NOTE:</b> If the VAL1 register defines the timer period (Local Sync is selected as the counter initialization signal), a 100% duty cycle cannot be achieved on the PWMX output. After the count reaches VAL1, the PWMX output is low for a minimum of one count every cycle. When the Master Sync signal (only originated by the Local Sync from sub-module 0) is used to control the timer period, the VAL1 register can be free for other functions such as PWM generation without the duty cycle limitation.</p>

### 27.3.8 Fractional Value Register 2 (PWMA\_SMnFRACVAL2)

Address: E600h base + 8h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	FRACVAL2							0								
Write	0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### PWMA\_SMnFRACVAL2 field descriptions

Field	Description
15–11 FRACVAL2	<p>Fractional Value 2</p> <p>These bits act as a fractional addition to the value in the VAL2 register which controls the PWM_A turn on timing. It is also used to control the fractional addition to the turn off delay of PWM_B when MCTRL[IPOLx]=0 in complementary mode, CTRL2[INDEP]=0.</p> <p><b>NOTE:</b> The FRACVAL2 register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. FRACVAL2 cannot be written when MCTRL[LDOK] is set. Reading FRACVAL2 reads the value in a buffer and not necessarily the value the PWM generator is currently using.</p> <p><b>NOTE:</b> FRCTRL[FRAC23_EN] should be set to 0 when the values of VAL2 and VAL3 cause the high or low time of the PWM output to be 3 cycles or less.</p>
10–0 Reserved	<p>This field is reserved.</p> <p>This read-only field is reserved and always has the value 0.</p>

### 27.3.9 Value Register 2 (PWMA\_SMnVAL2)

Address: E600h base + 9h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	VAL2															
Write	VAL2															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### PWMA\_SMnVAL2 field descriptions

Field	Description
15–0 VAL2	<p>Value Register 2</p> <p>The 16-bit signed value in this buffered, read/write register defines the count value to set PWM23 high. This register is not byte accessible.</p> <p><b>NOTE:</b> The VAL2 register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. VAL2 cannot be written when MCTRL[LDOK] is set. Reading VAL2 reads the value in a buffer and not necessarily the value the PWM generator is currently using.</p>

### 27.3.10 Fractional Value Register 3 (PWMA\_SMnFRACVAL3)

Address: E600h base + Ah offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	FRACVAL3						0									
Write	FRACVAL3						0									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### PWMA\_SMnFRACVAL3 field descriptions

Field	Description
15–11 FRACVAL3	<p>Fractional Value 3</p> <p>These bits act as a fractional addition to the value in the VAL3 register which controls the PWM_A turn off timing. It is also used to control the fractional addition to the turn on delay of PWM_B when MCTRL[IPOLx]=0 in complementary mode, CTRL2[INDEP]=0.</p> <p><b>NOTE:</b> The FRACVAL3 register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. FRACVAL3 cannot be written when MCTRL[LDOK] is set. Reading FRACVAL3 reads the value in a buffer and not necessarily the value the PWM generator is currently using.</p> <p><b>NOTE:</b> FRCTRL[FRAC23_EN] should be set to 0 when the values of VAL2 and VAL3 cause the high or low time of the PWM output to be 3 cycles or less.</p>
10–0 Reserved	<p>This field is reserved.</p> <p>This read-only field is reserved and always has the value 0.</p>

### 27.3.11 Value Register 3 (PWMA\_SMnVAL3)

Address: E600h base + Bh offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	VAL3															
Write	VAL3															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### PWMA\_SMnVAL3 field descriptions

Field	Description
15–0 VAL3	<p>Value Register 3</p> <p>The 16-bit signed value in this buffered, read/write register defines the count value to set PWM23 low. This register is not byte accessible.</p> <p><b>NOTE:</b> The VAL3 register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. VAL3 cannot be written when MCTRL[LDOK] is set. Reading VAL3 reads the value in a buffer and not necessarily the value the PWM generator is currently using.</p>

### 27.3.12 Fractional Value Register 4 (PWMA\_SMnFRACVAL4)

Address: E600h base + Ch offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	FRACVAL4						0									
Write	FRACVAL4						0									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### PWMA\_SMnFRACVAL4 field descriptions

Field	Description
15–11 FRACVAL4	<p>Fractional Value 4</p> <p>These bits act as a fractional addition to the value in the VAL4 register which controls the PWM_B turn on timing. It is also used to control the fractional addition to the turn off delay of PWM_A when MCTRL[IPOLx]=1 in complementary mode, CTRL2[INDEP]=0.</p> <p><b>NOTE:</b> The FRACVAL4 register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. FRACVAL4 cannot be written when MCTRL[LDOK] is set. Reading FRACVAL4 reads the value in a buffer and not necessarily the value the PWM generator is currently using.</p> <p><b>NOTE:</b> FRCTRL[FRAC45_EN] should be set to 0 when the values of VAL4 and VAL5 cause the high or low time of the PWM output to be 3 cycles or less.</p>
10–0 Reserved	<p>This field is reserved.</p> <p>This read-only field is reserved and always has the value 0.</p>

### 27.3.13 Value Register 4 (PWMA\_SMnVAL4)

Address: E600h base + Dh offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	VAL4															
Write	VAL4															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### PWMA\_SMnVAL4 field descriptions

Field	Description
15–0 VAL4	<p>Value Register 4</p> <p>The 16-bit signed value in this buffered, read/write register defines the count value to set PWM45 high. This register is not byte accessible.</p> <p><b>NOTE:</b> The VAL4 register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. VAL4 cannot be written when MCTRL[LDOK] is set. Reading VAL4 reads the value in a buffer and not necessarily the value the PWM generator is currently using.</p>

### 27.3.14 Fractional Value Register 5 (PWMA\_SMnFRACVAL5)

Address: E600h base + Eh offset + (48d × i), where i=0d to 3d


Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	FRACVAL5						0									
Write	FRACVAL5						0									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### PWMA\_SMnFRACVAL5 field descriptions

Field	Description
15–11 FRACVAL5	<p>Fractional Value 5</p> <p>These bits act as a fractional addition to the value in the VAL5 register which controls the PWM_B turn off timing. It is also used to control the fractional addition to the turn on delay of PWM_A when MCTRL[IPOLx]=1 in complementary mode, CTRL2[INDEP]=0.</p> <p><b>NOTE:</b> The FRACVAL5 register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. FRACVAL5 cannot be written when MCTRL[LDOK] is set. Reading FRACVAL5 reads the value in a buffer and not necessarily the value the PWM generator is currently using.</p> <p><b>NOTE:</b> FRCTRL[FRAC45_EN] should be set to 0 when the values of VAL4 and VAL5 cause the high or low time of the PWM output to be 3 cycles or less.</p>
10–0 Reserved	<p>This field is reserved.</p> <p>This read-only field is reserved and always has the value 0.</p>

### 27.3.15 Value Register 5 (PWMA\_SMnVAL5)

Address: E600h base + Fh offset + (48d × i), where i=0d to 3d




#### PWMA\_SMnVAL5 field descriptions

Field	Description
15–0 VAL5	<p>Value Register 5</p> <p>The 16-bit signed value in this buffered, read/write register defines the count value to set PWM45 low. This register is not byte accessible.</p> <p><b>NOTE:</b> The VAL5 register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. VAL5 cannot be written when MCTRL[LDOK] is set. Reading VAL5 reads the value in a buffer and not necessarily the value the PWM generator is currently using.</p>

### 27.3.16 Fractional Control Register (PWMA\_SMnFRCTRL)

Address: E600h base + 10h offset + (48d × i), where i=0d to 3d



#### PWMA\_SMnFRCTRL field descriptions

Field	Description
15 TEST	<p>Test Status Bit</p> <p>This is a read only test bit for factory use. This bit will reset to 0 but may be either 0 or 1 during PWM operation.</p>
14–9 Reserved	<p>This field is reserved.</p> <p>This read-only field is reserved and always has the value 0.</p>
8 FRAC_PU	<p>Fractional Delay Circuit Power Up</p> <p>This bit is used to power up the fractional delay analog block. The fractional delay block takes 25 us to power up after the first FRAC_PU bit in any submodule is set. The fractional delay block only powers</p>

Table continues on the next page...

**PWMA\_SMnFRCTRL field descriptions (continued)**

Field	Description
	<p>down when the FRAC_PU bits in all submodules are 0. The fractional delay logic can only be used when the IPBus clock is running at 100 MHz. When turned off, fractional placement is disabled.</p> <p>0 Turn off fractional delay logic. 1 Power up fractional delay logic.</p>
7–5 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
4 FRAC45_EN	<p>Fractional Cycle Placement Enable for PWM_B</p> <p>This bit is used to enable the fractional cycle edge placement of PWM_B using the FRACVAL4 and FRACVAL5 registers. When disabled, the fractional cycle edge placement of PWM_B is bypassed.</p> <p><b>NOTE:</b> The FRAC45_EN bit is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. FRAC45_EN cannot be written when MCTRL[LDOK] is set. Reading FRAC45_EN reads the value in a buffer and not necessarily the value the PWM generator is currently using.</p> <p>0 Disable fractional cycle placement for PWM_B. 1 Enable fractional cycle placement for PWM_B.</p>
3 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
2 FRAC23_EN	<p>Fractional Cycle Placement Enable for PWM_A</p> <p>This bit is used to enable the fractional cycle edge placement of PWM_A using the FRACVAL2 and FRACVAL3 registers. When disabled, the fractional cycle edge placement of PWM_A is bypassed.</p> <p><b>NOTE:</b> The FRAC23_EN bit is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. FRAC23_EN cannot be written when MCTRL[LDOK] is set. Reading FRAC23_EN reads the value in a buffer and not necessarily the value the PWM generator is currently using.</p> <p>0 Disable fractional cycle placement for PWM_A. 1 Enable fractional cycle placement for PWM_A.</p>
1 FRAC1_EN	<p>Fractional Cycle PWM Period Enable</p> <p>This bit is used to enable the fractional cycle length of the PWM period using the FRACVAL1 register. When disabled, the fractional cycle length of the PWM period is bypassed.</p> <p><b>NOTE:</b> The FRAC1_EN bit is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. FRAC1_EN cannot be written when MCTRL[LDOK] is set. Reading FRAC1_EN reads the value in a buffer and not necessarily the value the PWM generator is currently using.</p> <p>0 Disable fractional cycle length for the PWM period. 1 Enable fractional cycle length for the PWM period.</p>
0 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>

## 27.3.17 Output Control Register (PWMA\_SMnOCTRL)

Address: E600h base + 11h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8
Read	PWMA_IN	PWMB_IN	PWMX_IN	0		POLA	POLB	POLX
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	0		PWMAFS		PWMBFS		PWMXFS	
Write								
Reset	0	0	0	0	0	0	0	0

### PWMA\_SMnOCTRL field descriptions

Field	Description
15 PWMA_IN	PWM_A Input This read only bit shows the logic value currently being driven into the PWM_A input. The bit's reset state is undefined.
14 PWMB_IN	PWM_B Input This read only bit shows the logic value currently being driven into the PWM_B input. The bit's reset state is undefined.
13 PWMX_IN	PWM_X Input This read only bit shows the logic value currently being driven into the PWM_X input. The bit's reset state is undefined.
12–11 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
10 POLA	PWM_A Output Polarity This bit inverts the PWM_A output polarity.  0 PWM_A output not inverted. A high level on the PWM_A pin represents the "on" or "active" state. 1 PWM_A output inverted. A low level on the PWM_A pin represents the "on" or "active" state.
9 POLB	PWM_B Output Polarity This bit inverts the PWM_B output polarity.  0 PWM_B output not inverted. A high level on the PWM_B pin represents the "on" or "active" state. 1 PWM_B output inverted. A low level on the PWM_B pin represents the "on" or "active" state.
8 POLX	PWM_X Output Polarity This bit inverts the PWM_X output polarity.  0 PWM_X output not inverted. A high level on the PWM_X pin represents the "on" or "active" state. 1 PWM_X output inverted. A low level on the PWM_X pin represents the "on" or "active" state.
7–6 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

Table continues on the next page...



**PWMA\_SMnOCTRL field descriptions (continued)**

Field	Description
5–4 PWMAFS	<p>PWM_A Fault State</p> <p>These bits determine the fault state for the PWM_A output during fault conditions and STOP mode. It may also define the output state during WAIT and DEBUG modes depending on the settings of CTRL2[WAITEN] and CTRL2[DBGEN].</p> <p>00 Output is forced to logic 0 state prior to consideration of output polarity control.                      01 Output is forced to logic 1 state prior to consideration of output polarity control.                      10 Output is tristated.                      11 Output is tristated.</p>
3–2 PWMBFS	<p>PWM_B Fault State</p> <p>These bits determine the fault state for the PWM_B output during fault conditions and STOP mode. It may also define the output state during WAIT and DEBUG modes depending on the settings of CTRL2[WAITEN] and CTRL2[DBGEN].</p> <p>00 Output is forced to logic 0 state prior to consideration of output polarity control.                      01 Output is forced to logic 1 state prior to consideration of output polarity control.                      10 Output is tristated.                      11 Output is tristated.</p>
1–0 PWMXFS	<p>PWM_X Fault State</p> <p>These bits determine the fault state for the PWM_X output during fault conditions and STOP mode. It may also define the output state during WAIT and DEBUG modes depending on the settings of CTRL2[WAITEN] and CTRL2[DBGEN].</p> <p>00 Output is forced to logic 0 state prior to consideration of output polarity control.                      01 Output is forced to logic 1 state prior to consideration of output polarity control.                      10 Output is tristated.                      11 Output is tristated.</p>

**27.3.18 Status Register (PWMA\_SMnSTS)**

Address: E600h base + 12h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8
Read	0	RUF	REF	RF	CFA1	CFA0	CFB1	CFB0
Write			w1c	w1c	w1c	w1c	w1c	w1c
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	CFX1	CFX0	CMPF					
Write	w1c	w1c	w1c					
Reset	0	0	0	0	0	0	0	0

### PWMA\_SMnSTS field descriptions

Field	Description
15 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
14 RUF	Registers Updated Flag  This read only flag is set when one of the INIT, VALx, FRACVALx, or CTRL[PRSC] registers has been written which indicates potentially non-coherent data in the set of double buffered registers. Clear this bit by a proper reload sequence consisting of a reload signal while MCTRL[LDOK] = 1. Reset clears this bit.  0 No register update has occurred since last reload. 1 At least one of the double buffered registers has been updated since the last reload.
13 REF	Reload Error Flag  This read/write flag is set when a reload cycle occurs while MCTRL[LDOK] is 0 and the double buffered registers are in a non-coherent state (STS[RUF] = 1). Clear this bit by writing a logic one to this location. Reset clears this bit.  0 No reload error occurred. 1 Reload signal occurred with non-coherent data and MCTRL[LDOK] = 0.
12 RF	Reload Flag  This read/write flag is set at the beginning of every reload cycle regardless of the state of MCTRL[LDOK]. Clear this bit by writing a logic one to this location when DMAEN[VALDE] is clear (non-DMA mode). This flag can also be cleared by the DMA done signal when DMAEN[VALDE] is set (DMA mode). Reset clears this bit.  0 No new reload cycle since last STS[RF] clearing 1 New reload cycle since last STS[RF] clearing
11 CFA1	Capture Flag A1  This bit is set when a capture event occurs on the Capture A1 circuit. This bit is cleared by writing a one to this bit position if DMAEN[CA1DE] is clear (non-DMA mode) or by the DMA done signal if DMAEN[CA1DE] is set (DMA mode). Reset clears this bit.
10 CFA0	Capture Flag A0  This bit is set when a capture event occurs on the Capture A0 circuit. This bit is cleared by writing a one to this bit position if DMAEN[CA0DE] is clear (non-DMA mode) or by the DMA done signal if DMAEN[CA0DE] is set (DMA mode). Reset clears this bit.
9 CFB1	Capture Flag B1  This bit is set when a capture event occurs on the Capture B1 circuit. This bit is cleared by writing a one to this bit position if DMAEN[CB1DE] is clear (non-DMA mode) or by the DMA done signal if DMAEN[CB1DE] is set (DMA mode). Reset clears this bit.
8 CFB0	Capture Flag B0  This bit is set when a capture event occurs on the Capture B0 circuit. This bit is cleared by writing a one to this bit position if DMAEN[CB0DE] is clear (non-DMA mode) or by the DMA done signal if DMAEN[CB0DE] is set (DMA mode). Reset clears this bit.
7 CFX1	Capture Flag X1  This bit is set when a capture event occurs on the Capture X1 circuit. This bit is cleared by writing a one to this bit position if DMAEN[CX1DE] is clear (non-DMA mode) or by the DMA done signal if DMAEN[CX1DE] is set (DMA mode). Reset clears this bit.

Table continues on the next page...

**PWMA\_SMnSTS field descriptions (continued)**

Field	Description
6 CFX0	<p>Capture Flag X0</p> <p>This bit is set when a capture event occurs on the Capture X0 circuit. This bit is cleared by writing a one to this bit position if DMAEN[CX0DE] is clear (non-DMA mode) or by the DMA done signal if DMAEN[CX0DE] is set (DMA mode). Reset clears this bit.</p>
5–0 CMPF	<p>Compare Flags</p> <p>These bits are set when the submodule counter value matches the value of one of the VALx registers. Clear these bits by writing a 1 to a bit position.</p> <p>0 No compare event has occurred for a particular VALx value. 1 A compare event has occurred for a particular VALx value.</p>

**27.3.19 Interrupt Enable Register (PWMA\_SMnINTEN)**

Address: E600h base + 13h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8
Read	0		REIE	RIE	CA1IE	CA0IE	CB1IE	CB0IE
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	CX1IE	CX0IE	CMPIE					
Write								
Reset	0	0	0	0	0	0	0	0

**PWMA\_SMnINTEN field descriptions**

Field	Description
15–14 Reserved	<p>This field is reserved.</p> <p>This read-only field is reserved and always has the value 0.</p>
13 REIE	<p>Reload Error Interrupt Enable</p> <p>This read/write bit enables the reload error flag, STS[REF], to generate CPU interrupt requests. Reset clears this bit.</p> <p>0 STS[REF] CPU interrupt requests disabled 1 STS[REF] CPU interrupt requests enabled</p>
12 RIE	<p>Reload Interrupt Enable</p> <p>This read/write bit enables the reload flag, STS[RF], to generate CPU interrupt requests. Reset clears this bit.</p> <p>0 STS[RF] CPU interrupt requests disabled 1 STS[RF] CPU interrupt requests enabled</p>
11 CA1IE	<p>Capture A 1 Interrupt Enable</p> <p>This bit allows the STS[CFA1] flag to create an interrupt request to the CPU. Do not set both this bit and DMAEN[CA1DE].</p>

Table continues on the next page...

**PWMA\_SMnINTEN field descriptions (continued)**

Field	Description
	<p>0 Interrupt request disabled for STS[CFA1].</p> <p>1 Interrupt request enabled for STS[CFA1].</p>
10 CA0IE	<p>Capture A 0 Interrupt Enable</p> <p>This bit allows the STS[CFA0] flag to create an interrupt request to the CPU. Do not set both this bit and DMAEN[CA0DE].</p> <p>0 Interrupt request disabled for STS[CFA0].</p> <p>1 Interrupt request enabled for STS[CFA0].</p>
9 CB1IE	<p>Capture B 1 Interrupt Enable</p> <p>This bit allows the STS[CFB1] flag to create an interrupt request to the CPU. Do not set both this bit and DMAEN[CB1DE].</p> <p>0 Interrupt request disabled for STS[CFB1].</p> <p>1 Interrupt request enabled for STS[CFB1].</p>
8 CB0IE	<p>Capture B 0 Interrupt Enable</p> <p>This bit allows the STS[CFB0] flag to create an interrupt request to the CPU. Do not set both this bit and DMAEN[CB0DE].</p> <p>0 Interrupt request disabled for STS[CFB0].</p> <p>1 Interrupt request enabled for STS[CFB0].</p>
7 CX1IE	<p>Capture X 1 Interrupt Enable</p> <p>This bit allows the STS[CFX1] flag to create an interrupt request to the CPU. Do not set both this bit and DMAEN[CX1DE].</p> <p>0 Interrupt request disabled for STS[CFX1].</p> <p>1 Interrupt request enabled for STS[CFX1].</p>
6 CX0IE	<p>Capture X 0 Interrupt Enable</p> <p>This bit allows the STS[CFX0] flag to create an interrupt request to the CPU. Do not set both this bit and DMAEN[CX0DE].</p> <p>0 Interrupt request disabled for STS[CFX0].</p> <p>1 Interrupt request enabled for STS[CFX0].</p>
5–0 CMPIE	<p>Compare Interrupt Enables</p> <p>These bits enable the STS[CMPI] flags to cause a compare interrupt request to the CPU.</p> <p>0 The corresponding STS[CMPI] bit will not cause an interrupt request.</p> <p>1 The corresponding STS[CMPI] bit will cause an interrupt request.</p>

## 27.3.20 DMA Enable Register (PWMA\_SMnDMAEN)

Address: E600h base + 14h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8
Read	0						VALDE	FAND
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	CAPTDE		CA1DE	CA0DE	CB1DE	CB0DE	CX1DE	CX0DE
Write								
Reset	0	0	0	0	0	0	0	0

### PWMA\_SMnDMAEN field descriptions

Field	Description
15–10 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
9 VALDE	Value Registers DMA Enable  This read/write bit enables DMA write requests for the VALx and FRACVALx registers when STS[RF] is set. Reset clears this bit.  0 DMA write requests disabled 1 DMA write requests for the VALx and FRACVALx registers enabled
8 FAND	FIFO Watermark AND Control  This read/write bit works in conjunction with the DMAEN[CAPTDE] field when it is set to watermark mode (DMAEN[CAPTDE] = 01). While DMAEN[CAxDE], DMAEN[CBxDE], and DMAEN[CXxDE] determine which FIFO watermarks the DMA read request is sensitive to, this bit determines if the selected watermarks are AND'ed together or OR'ed together in order to create the request.  0 Selected FIFO watermarks are OR'ed together. 1 Selected FIFO watermarks are AND'ed together.
7–6 CAPTDE	Capture DMA Enable Source Select  These read/write bits select the source of enabling the DMA read requests for the capture FIFOs. Reset clears these bits.  00 Read DMA requests disabled. 01 Exceeding a FIFO watermark sets the DMA read request. This requires at least one of DMAEN[CA1DE], DMAEN[CA0DE], DMAEN[CB1DE], DMAEN[CB0DE], DMAEN[CX1DE], or DMAEN[CX0DE] to also be set in order to determine to which watermark(s) the DMA request is sensitive. 10 A local sync (VAL1 matches counter) sets the read DMA request. 11 A local reload (STS[RF] being set) sets the read DMA request.
5 CA1DE	Capture A1 FIFO DMA Enable  This read/write bit enables DMA read requests for the Capture A1 FIFO data when STS[CFA1] is set. Reset clears this bit. Do not set both this bit and INTEN[CA1IE].
4 CA0DE	Capture A0 FIFO DMA Enable

Table continues on the next page...

### PWMA\_SMnDMAEN field descriptions (continued)

Field	Description
	This read/write bit enables DMA read requests for the Capture A0 FIFO data when STS[CFA0] is set. Reset clears this bit. Do not set both this bit and INTEN[CA0IE].
3 CB1DE	Capture B1 FIFO DMA Enable  This read/write bit enables DMA read requests for the Capture B1 FIFO data when STS[CFB1] is set. Reset clears this bit. Do not set both this bit and INTEN[CB1IE].
2 CB0DE	Capture B0 FIFO DMA Enable  This read/write bit enables DMA read requests for the Capture B0 FIFO data when STS[CFB0] is set. Reset clears this bit. Do not set both this bit and INTEN[CB0IE].
1 CX1DE	Capture X1 FIFO DMA Enable  This read/write bit enables DMA read requests for the Capture X1 FIFO data when STS[CFX1] is set. Reset clears this bit. Do not set both this bit and INTEN[CX1IE].
0 CX0DE	Capture X0 FIFO DMA Enable  This read/write bit enables DMA read requests for the Capture X0 FIFO data when STS[CFX0] is set. Reset clears this bit. Do not set both this bit and INTEN[CX0IE].

### 27.3.21 Output Trigger Control Register (PWMA\_SMnTCTRL)

Address: E600h base + 15h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8
Read	0	0	0					
Write	PWAOT0	PWBOT1						
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	0		OUT_TRIG_EN					
Write								
Reset	0	0	0	0	0	0	0	0

#### PWMA\_SMnTCTRL field descriptions

Field	Description
15 PWAOT0	Output Trigger 0 Source Select  This bit selects which signal to bring out on the PWM's PWM_OUT_TRIG0 port. The output trigger port is often connected to routing logic on the chip. This control bit allows the PWMA output signal to be driven onto the output trigger port so it can be sent to the chip routing logic.  0 Route the PWM_OUT_TRIG0 signal to PWM_OUT_TRIG0 port. 1 Route the PWMA output to the PWM_OUT_TRIG0 port.
14 PWBOT1	Output Trigger 1 Source Select

Table continues on the next page...

**PWMA\_SMnTCTRL field descriptions (continued)**

Field	Description
	<p>This bit selects which signal to bring out on the PWM's PWM_OUT_TRIG1 port. The output trigger port is often connected to routing logic on the chip. This control bit allows the PWMB output signal to be driven onto the output trigger port so it can be sent to the chip routing logic.</p> <p>0 Route the PWM_OUT_TRIG1 signal to PWM_OUT_TRIG1 port.            1 Route the PWMB output to the PWM_OUT_TRIG1 port.</p>
13–6 Reserved	<p>This field is reserved.            This read-only field is reserved and always has the value 0.</p>
5–0 OUT_TRIG_EN	<p>Output Trigger Enables</p> <p>These bits enable the generation of PWM_OUT_TRIG0 and PWM_OUT_TRIG1 outputs based on the counter value matching the value in one or more of the VAL0-5 registers. VAL0, VAL2, and VAL4 are used to generate PWM_OUT_TRIG0, and VAL1, VAL3, and VAL5 are used to generate PWM_OUT_TRIG1. The PWM_OUT_TRIGx signals are only asserted as long as the counter value matches the VALx value; therefore, up to six triggers can be generated (three each on PWM_OUT_TRIG0 and PWM_OUT_TRIG1) per PWM cycle per submodule.</p> <p><b>NOTE:</b> Due to delays in creating the PWM outputs, the output trigger signals will lead the PWM output edges by 2-3 clock cycles depending on the fractional cycle value being used.</p> <p>0 PWM_OUT_TRIGx will not set when the counter value matches the VALx value.            1 PWM_OUT_TRIGx will set when the counter value matches the VALx value.</p>

**27.3.22 Fault Disable Mapping Register 0 (PWMA\_SMnDISMAP0)**

This register determines which PWM pins are disabled by the fault protection inputs. Reset sets all of the bits in the fault disable mapping register.

Address: E600h base + 16h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	1				DIS0X				DIS0B				DIS0A			
Write	1				1				1				1			
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

**PWMA\_SMnDISMAP0 field descriptions**

Field	Description
15–12 Reserved	<p>This field is reserved.            This read-only field is reserved and always has the value 1.</p>
11–8 DIS0X	<p>PWM_X Fault Disable Mask 0</p> <p>Each of the four bits of this read/write field is one-to-one associated with the four FAULTx inputs of fault channel 0. The PWM_X output is turned off if there is a logic 1 on a FAULTx input and a 1 in the corresponding bit of this field. A reset sets all bits in this field.</p>
7–4 DIS0B	<p>PWM_B Fault Disable Mask 0</p>

*Table continues on the next page...*

**PWMA\_SMnDISMAP0 field descriptions (continued)**

Field	Description
	Each of the four bits of this read/write field is one-to-one associated with the four FAULTx inputs of fault channel 0. The PWM_B output is turned off if there is a logic 1 on a FAULTx input and a 1 in the corresponding bit of this field. A reset sets all bits in this field.
3–0 DIS0A	<p>PWM_A Fault Disable Mask 0</p> <p>Each of the four bits of this read/write field is one-to-one associated with the four FAULTx inputs of fault channel 0. The PWM_A output is turned off if there is a logic 1 on a FAULTx input and a 1 in the corresponding bit of this field. A reset sets all bits in this field.</p>

**27.3.23 Fault Disable Mapping Register 1 (PWMA\_SMnDISMAP1)**

This register determines which PWM pins are disabled by the fault protection inputs. Reset sets all of the bits in the fault disable mapping register.

Address: E600h base + 17h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	1				DIS1X				DIS1B				DIS1A			
Write	1				1				1				1			
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

**PWMA\_SMnDISMAP1 field descriptions**

Field	Description
15–12 Reserved	<p>This field is reserved.</p> <p>This read-only field is reserved and always has the value 1.</p>
11–8 DIS1X	<p>PWM_X Fault Disable Mask 1</p> <p>Each of the four bits of this read/write field is one-to-one associated with the four FAULTx inputs of fault channel 1. The PWM_X output is turned off if there is a logic 1 on a FAULTx input and a 1 in the corresponding bit of this field. A reset sets all bits in this field.</p>
7–4 DIS1B	<p>PWM_B Fault Disable Mask 1</p> <p>Each of the four bits of this read/write field is one-to-one associated with the four FAULTx inputs of fault channel 1. The PWM_B output is turned off if there is a logic 1 on a FAULTx input and a 1 in the corresponding bit of this field. A reset sets all bits in this field.</p>
3–0 DIS1A	<p>PWM_A Fault Disable Mask 1</p> <p>Each of the four bits of this read/write field is one-to-one associated with the four FAULTx inputs of fault channel 1. The PWM_A output is turned off if there is a logic 1 on a FAULTx input and a 1 in the corresponding bit of this field. A reset sets all bits in this field.</p>



### 27.3.24 Deadtime Count Register 0 (PWMA\_SMnDTCNT0)

Deadtime operation applies only to complementary channel operation. The 11-bit values written to the DTCNTx registers are in terms of IPBus clock cycles regardless of the setting of CTRL[PRSC] and/or CTRL2[CLK\_SEL]. Reset sets the deadtime count registers to a default value of 0x07FF, selecting a deadtime of 2047 IPBus clock cycles. The DTCNTx registers are not byte accessible.

Address: E600h base + 18h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0					DTCNT0										
Write	0					DTCNT0										
Reset	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1

#### PWMA\_SMnDTCNT0 field descriptions

Field	Description
15–11 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
10–0 DTCNT0	Deadtime Count Register 0 The DTCNT0 field is used to control the deadtime during 0 to 1 transitions of the PWM_A output (assuming normal polarity).

### 27.3.25 Deadtime Count Register 1 (PWMA\_SMnDTCNT1)

Deadtime operation applies only to complementary channel operation. The 11-bit values written to the DTCNTx registers are in terms of IPBus clock cycles regardless of the setting of CTRL[PRSC] and/or CTRL2[CLK\_SEL]. Reset sets the deadtime count registers to a default value of 0x07FF, selecting a deadtime of 2047 IPBus clock cycles. The DTCNTx registers are not byte accessible.

Address: E600h base + 19h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0					DTCNT1										
Write	0					DTCNT1										
Reset	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1

### PWMA\_SMnDTCNT1 field descriptions

Field	Description
15–11 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
10–0 DTCNT1	Deadtime Count Register 1  The DTCNT1 field is used to control the deadtime during 0 to 1 transitions of the complementary PWM_B output.

### 27.3.26 Capture Control A Register (PWMA\_SMnCAPTCTRLA)

Address: E600h base + 1Ah offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	CA1CNT			CA0CNT			CFAWM		EDG CNTA _EN	INP_ SELA	EDGA1		EDGA0		ONE SHOT A	ARM A
Write	[Shaded]			[Shaded]			[Shaded]		[Shaded]	[Shaded]	[Shaded]		[Shaded]		[Shaded]	[Shaded]
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### PWMA\_SMnCAPTCTRLA field descriptions

Field	Description
15–13 CA1CNT	Capture A1 FIFO Word Count  This field reflects the number of words in the Capture A1 FIFO. (FIFO depth is 1)
12–10 CA0CNT	Capture A0 FIFO Word Count  This field reflects the number of words in the Capture A0 FIFO. (FIFO depth is 1)
9–8 CFAWM	Capture A FIFOs Water Mark  This field represents the water mark level for capture A FIFOs. The capture flags, STS[CFA1] and STS[CFA0], are not set until the word count of the corresponding FIFO is greater than this water mark level. (FIFO depth is 1)
7 EDGCNTA_EN	Edge Counter A Enable  This bit enables the edge counter which counts rising and falling edges on the PWM_A input signal.  0 Edge counter disabled and held in reset 1 Edge counter enabled
6 INP_SELA	Input Select A  This bit selects between the raw PWM_A input signal and the output of the edge counter/compare circuitry as the source for the input capture circuit.

Table continues on the next page...

**PWMA\_SMnCAPTCTRLA field descriptions (continued)**

Field	Description
	<p>0 Raw PWM_A input signal selected as source.</p> <p>1 Output of edge counter/compare selected as source.</p> <p><b>NOTE:</b> When this bitfield is set to 1, the internal edge counter is enabled and the rising and/or falling edges specified by the CAPTCTRLA[EDGA0] and CAPTCTRLA[EDGA1] fields are ignored. The software must still place a value other than 00 in either or both of the CAPTCTRLA[EDGA0] and/or CAPTCTRLA[EDGA1] fields in order to enable one or both of the capture registers.</p>
5-4 EDGA1	<p>Edge A 1</p> <p>These bits control the input capture 1 circuitry by determining which input edges cause a capture event.</p> <p>00 Disabled</p> <p>01 Capture falling edges</p> <p>10 Capture rising edges</p> <p>11 Capture any edge</p>
3-2 EDGA0	<p>Edge A 0</p> <p>These bits control the input capture 0 circuitry by determining which input edges cause a capture event.</p> <p>00 Disabled</p> <p>01 Capture falling edges</p> <p>10 Capture rising edges</p> <p>11 Capture any edge</p>
1 ONESHOTA	<p>One Shot Mode A</p> <p>This bit selects between free running and one shot mode for the input capture circuitry.</p> <p>0 Free running mode is selected.</p> <p>If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLA[ARMA] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues indefinitely.</p> <p>If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit.</p> <p>1 One shot mode is selected.</p> <p>If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLA[ARMA] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and CAPTCTRLA[ARMA] is cleared. No further captures will be performed until CAPTCTRLA[ARMA] is set again.</p> <p>If only one of the capture circuits is enabled, then a single capture will occur on the enabled capture circuit and CAPTCTRLA[ARMA] is then cleared.</p>
0 ARMA	<p>Arm A</p> <p>Setting this bit high starts the input capture process. This bit can be cleared at any time to disable input capture operation. This bit is self-cleared when in one shot mode and one or more of the enabled capture circuits has had a capture event.</p> <p>0 Input capture operation is disabled.</p> <p>1 Input capture operation as specified by CAPTCTRLA[EDGAx] is enabled.</p>

### 27.3.27 Capture Compare A Register (PWMA\_SMnCAPTCOMPA)

Address: E600h base + 1Bh offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	EDGCNTA								EDGCMPA							
Write	[Shaded]								[Shaded]							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### PWMA\_SMnCAPTCOMPA field descriptions

Field	Description
15–8 EDGCNTA	Edge Counter A This read-only field contains the edge counter value for the PWM_A input capture circuitry.
7–0 EDGCMPA	Edge Compare A This read/write field is the compare value associated with the edge counter for the PWM_A input capture circuitry.

### 27.3.28 Capture Control B Register (PWMA\_SMnCAPTCTRLB)

Address: E600h base + 1Ch offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8
Read	CB1CNT				CB0CNT			CFBWM
Write	[Shaded]				[Shaded]			[Shaded]
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	EDGCNTB_	INP_SELB	EDGB1		EDGB0		ONESHOTB	ARMB
Write	EN							
Reset	0	0	0	0	0	0	0	0

#### PWMA\_SMnCAPTCTRLB field descriptions

Field	Description
15–13 CB1CNT	Capture B1 FIFO Word Count This field reflects the number of words in the Capture B1 FIFO. (FIFO depth is 1)
12–10 CB0CNT	Capture B0 FIFO Word Count This field reflects the number of words in the Capture B0 FIFO. (FIFO depth is 1)
9–8 CFBWM	Capture B FIFOs Water Mark This field represents the water mark level for capture B FIFOs. The capture flags, STS[CFB1] and STS[CFB0], won't be set until the word count of the corresponding FIFO is greater than this water mark level. (FIFO depth is 1)

Table continues on the next page...

**PWMA\_SMnCAPCTRLB field descriptions (continued)**

Field	Description
7 EDGNTB_EN	<p>Edge Counter B Enable</p> <p>This bit enables the edge counter which counts rising and falling edges on the PWM_B input signal.</p> <p>0 Edge counter disabled and held in reset 1 Edge counter enabled</p>
6 INP_SELB	<p>Input Select B</p> <p>This bit selects between the raw PWM_B input signal and the output of the edge counter/compare circuitry as the source for the input capture circuit.</p> <p>0 Raw PWM_B input signal selected as source. 1 Output of edge counter/compare selected as source.</p> <p><b>NOTE:</b> When this bitfield is set to 1, the internal edge counter is enabled and the rising and/or falling edges specified by the CAPCTRLB[EDGB0] and CAPCTRLB[EDGB1] fields are ignored. The software must still place a value other than 00 in either or both of the CAPCTRLB[EDGB0] and/or CAPCTRLB[EDGB1] fields in order to enable one or both of the capture registers.</p>
5-4 EDGB1	<p>Edge B 1</p> <p>These bits control the input capture 1 circuitry by determining which input edges cause a capture event.</p> <p>00 Disabled 01 Capture falling edges 10 Capture rising edges 11 Capture any edge</p>
3-2 EDGB0	<p>Edge B 0</p> <p>These bits control the input capture 0 circuitry by determining which input edges cause a capture event.</p> <p>00 Disabled 01 Capture falling edges 10 Capture rising edges 11 Capture any edge</p>
1 ONESHOTB	<p>One Shot Mode B</p> <p>This bit selects between free running and one shot mode for the input capture circuitry.</p> <p>0 Free running mode is selected.</p> <p>If both capture circuits are enabled, then capture circuit 0 is armed first after CAPCTRLB[ARMB] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues indefinitely.</p> <p>If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit.</p> <p>1 One shot mode is selected.</p> <p>If both capture circuits are enabled, then capture circuit 0 is armed first after CAPCTRLB[ARMB] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and CAPCTRLB[ARMB] is cleared. No further captures will be performed until CAPCTRLB[ARMB] is set again.</p>

*Table continues on the next page...*

### PWMA\_SMnCAPCTRLB field descriptions (continued)

Field	Description
	If only one of the capture circuits is enabled, then a single capture will occur on the enabled capture circuit and CAPCTRLB[ARMB] is then cleared.
0 ARMB	<p>Arm B</p> <p>Setting this bit high starts the input capture process. This bit can be cleared at any time to disable input capture operation. This bit is self-cleared when in one shot mode and one or more of the enabled capture circuits has had a capture event.</p> <p>0 Input capture operation is disabled. 1 Input capture operation as specified by CAPCTRLB[EDGBx] is enabled.</p>

### 27.3.29 Capture Compare B Register (PWMA\_SMnCAPTCOMP B)

Address: E600h base + 1Dh offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	EDGCNTB								EDGCMPB							
Write	[Shaded]								[Shaded]							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### PWMA\_SMnCAPTCOMP B field descriptions

Field	Description
15–8 EDGCNTB	<p>Edge Counter B</p> <p>This read-only field contains the edge counter value for the PWM_B input capture circuitry.</p>
7–0 EDGCMPB	<p>Edge Compare B</p> <p>This read/write field is the compare value associated with the edge counter for the PWM_B input capture circuitry.</p>

### 27.3.30 Capture Control X Register (PWMA\_SMnCAPCTRLX)

Address: E600h base + 1Eh offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8
Read	CX1CNT				CX0CNT			CFXWM
Write	[Shaded]				[Shaded]			[Shaded]
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	EDGCNTX_	INP_SELX	EDGX1		EDGX0		ONESHOTX	ARMX
Write	EN							
Reset	0	0	0	0	0	0	0	0

**PWMA\_SMnCAPTCTRLX field descriptions**

Field	Description
15–13 CX1CNT	Capture X1 FIFO Word Count This field reflects the number of words in the Capture X1 FIFO. (FIFO depth is 1)
12–10 CX0CNT	Capture X0 FIFO Word Count This field reflects the number of words in the Capture X0 FIFO. (FIFO depth is 1)
9–8 CFXWM	Capture X FIFOs Water Mark This field represents the water mark level for capture X FIFOs. The capture flags, STS[CFX1] and STS[CFX0], won't be set until the word count of the corresponding FIFO is greater than this water mark level. (FIFO depth is 1)
7 EDGCNTX_EN	Edge Counter X Enable This bit enables the edge counter which counts rising and falling edges on the PWM_X input signal.  0 Edge counter disabled and held in reset 1 Edge counter enabled
6 INP_SELX	Input Select X This bit selects between the raw PWM_X input signal and the output of the edge counter/compare circuitry as the source for the input capture circuit.  0 Raw PWM_X input signal selected as source. 1 Output of edge counter/compare selected as source.  <b>NOTE:</b> When this bitfield is set to 1, the internal edge counter is enabled and the rising and/or falling edges specified by the CAPTCTRLX[EDGX0] and CAPTCTRLX[EDGX1] fields are ignored. The software must still place a value other than 00 in either or both of the CAPTCTRLX[EDGX0] and/or CAPTCTRLX[EDGX1] fields in order to enable one or both of the capture registers.
5–4 EDGX1	Edge X 1 These bits control the input capture 1 circuitry by determining which input edges cause a capture event.  00 Disabled 01 Capture falling edges 10 Capture rising edges 11 Capture any edge
3–2 EDGX0	Edge X 0 These bits control the input capture 0 circuitry by determining which input edges cause a capture event.  00 Disabled 01 Capture falling edges 10 Capture rising edges 11 Capture any edge
1 ONESHOTX	One Shot Mode Aux This bit selects between free running and one shot mode for the input capture circuitry.  0 Free running mode is selected.

*Table continues on the next page...*

**PWMA\_SMnCAPCTRLX field descriptions (continued)**

Field	Description
	<p>If both capture circuits are enabled, then capture circuit 0 is armed first after the ARMX bit is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues indefinitely.</p> <p>If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit.</p> <p>1 One shot mode is selected.</p> <p>If both capture circuits are enabled, then capture circuit 0 is armed first after the ARMX bit is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and the ARMX bit is cleared. No further captures will be performed until the ARMX bit is set again.</p> <p>If only one of the capture circuits is enabled, then a single capture will occur on the enabled capture circuit and the ARMX bit is then cleared.</p>
0 ARMX	<p>Arm X</p> <p>Setting this bit high starts the input capture process. This bit can be cleared at any time to disable input capture operation. This bit is self-cleared when in one shot mode and one or more of the enabled capture circuits has had a capture event.</p> <p>0 Input capture operation is disabled. 1 Input capture operation as specified by CAPCTRLX[EDGXx] is enabled.</p>

**27.3.31 Capture Compare X Register (PWMA\_SMnCAPTCOMPX)**

Address: E600h base + 1Fh offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	EDGCNTX								EDGCOMPX							
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**PWMA\_SMnCAPTCOMPX field descriptions**

Field	Description
15–8 EDGCNTX	<p>Edge Counter X</p> <p>This read-only field contains the edge counter value for the PWM_X input capture circuitry.</p>
7–0 EDGCOMPX	<p>Edge Compare X</p> <p>This read/write field is the compare value associated with the edge counter for the PWM_X input capture circuitry.</p>



### 27.3.32 Capture Value 0 Register (PWMA\_SMnCVAl0)

Address: E600h base + 20h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	CAPTVAL0															
Write	[Greyed out]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### PWMA\_SMnCVAl0 field descriptions

Field	Description
15–0 CAPTVAL0	This read-only register stores the value captured from the submodule counter. Exactly when this capture occurs is defined by CAPTCTRLX[EDGX0]. Each capture will increase the value of CAPTCTRLX[CX0CNT] by 1 until the maximum value is reached. Each read of this register will decrease the value of CAPTCTRLX[CX0CNT] by 1 until 0 is reached. This register is not byte accessible.

### 27.3.33 Capture Value 0 Cycle Register (PWMA\_SMnCVAl0CYC)

Address: E600h base + 21h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0											CVAL0CYC				
Write	[Greyed out]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### PWMA\_SMnCVAl0CYC field descriptions

Field	Description
15–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3–0 CVAL0CYC	This read-only register stores the cycle number corresponding to the value captured in CVAL0. This register is incremented each time the counter is loaded with the INIT value at the end of a PWM modulo cycle.

### 27.3.34 Capture Value 1 Register (PWMA\_SMnCVAl1)

Address: E600h base + 22h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	CAPTVAL1															
Write	[Greyed out]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### PWMA\_SMnCVAl1 field descriptions

Field	Description
15–0 CAPTVAl1	This read-only register stores the value captured from the submodule counter. Exactly when this capture occurs is defined by CAPTCTRLX[EDGX1]. Each capture increases the value of CAPTCTRLX[CX1CNT] by 1 until the maximum value is reached. Each read of this register decreases the value of CAPTCTRLX[CX1CNT] by 1 until 0 is reached. This register is not byte accessible.

### 27.3.35 Capture Value 1 Cycle Register (PWMA\_SMnCVAl1CYC)

Address: E600h base + 23h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								CVAL1CYC							
Write	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### PWMA\_SMnCVAl1CYC field descriptions

Field	Description
15–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3–0 CVAL1CYC	This read-only register stores the cycle number corresponding to the value captured in CVAL1. This register is incremented each time the counter is loaded with the INIT value at the end of a PWM modulo cycle.

### 27.3.36 Capture Value 2 Register (PWMA\_SMnCVAl2)

Address: E600h base + 24h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	CAPTVAl2															
Write	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### PWMA\_SMnCVAl2 field descriptions

Field	Description
15–0 CAPTVAl2	This read-only register stores the value captured from the submodule counter. Exactly when this capture occurs is defined by CAPTCTRLA[EDGA0]. Each capture increases the value of CAPTCTRLA[CA0CNT] by 1 until the maximum value is reached. Each read of this register decreases the value of CAPTCTRLA[CA0CNT] by 1 until 0 is reached. This register is not byte accessible.

### 27.3.37 Capture Value 2 Cycle Register (PWMA\_SMnCVAl2CYC)

Address: E600h base + 25h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								CVAL2CYC							
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### PWMA\_SMnCVAl2CYC field descriptions

Field	Description
15–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3–0 CVAL2CYC	This read-only register stores the cycle number corresponding to the value captured in CVAL2. This register is incremented each time the counter is loaded with the INIT value at the end of a PWM modulo cycle.

### 27.3.38 Capture Value 3 Register (PWMA\_SMnCVAl3)

Address: E600h base + 26h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	CAPTVAL3															
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### PWMA\_SMnCVAl3 field descriptions

Field	Description
15–0 CAPTVAL3	This read-only register stores the value captured from the submodule counter. Exactly when this capture occurs is defined by CAPCTRLA[EDGA1]. Each capture increases the value of CAPCTRLA[CA1CNT] by 1 until the maximum value is reached. Each read of this register decreases the value of CAPCTRLA[CA1CNT] by 1 until 0 is reached. This register is not byte accessible.

### 27.3.39 Capture Value 3 Cycle Register (PWMA\_SMnCVAl3CYC)

Address: E600h base + 27h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								CVAL3CYC							
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### PWMA\_SMnCVAl3CYC field descriptions

Field	Description
15–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3–0 CVAl3CYC	This read-only register stores the cycle number corresponding to the value captured in CVAl3. This register is incremented each time the counter is loaded with the INIT value at the end of a PWM modulo cycle.

### 27.3.40 Capture Value 4 Register (PWMA\_SMnCVAl4)

Address: E600h base + 28h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	CAPtVAL4															
Write	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### PWMA\_SMnCVAl4 field descriptions

Field	Description
15–0 CAPtVAL4	This read-only register stores the value captured from the submodule counter. Exactly when this capture occurs is defined by CAPtCTRLB[EDGB0]. Each capture increases the value of CAPtCTRLB[CB0CNT] by 1 until the maximum value is reached. Each read of this register decreases the value of CAPtCTRLB[CB0CNT] by 1 until 0 is reached. This register is not byte accessible.

### 27.3.41 Capture Value 4 Cycle Register (PWMA\_SMnCVAl4CYC)

Address: E600h base + 29h offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0												CVAl4CYC			
Write	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### PWMA\_SMnCVAl4CYC field descriptions

Field	Description
15–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3–0 CVAl4CYC	This read-only register stores the cycle number corresponding to the value captured in CVAl4. This register is incremented each time the counter is loaded with the INIT value at the end of a PWM modulo cycle.

### 27.3.42 Capture Value 5 Register (PWMA\_SMnCVAl5)

Address: E600h base + 2Ah offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	CAPtVAL5															
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### PWMA\_SMnCVAl5 field descriptions

Field	Description
15–0 CAPtVAL5	This read-only register stores the value captured from the submodule counter. Exactly when this capture occurs is defined by CAPtCTRLB[EDGB1]. Each capture increases the value of CAPtCTRLB[CB1CNT] by 1 until the maximum value is reached. Each read of this register decreases the value of CAPtCTRLB[CB1CNT] by 1 until 0 is reached. This register is not byte accessible.

### 27.3.43 Capture Value 5 Cycle Register (PWMA\_SMnCVAl5CYC)

Address: E600h base + 2Bh offset + (48d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								CVAL5CYC							
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### PWMA\_SMnCVAl5CYC field descriptions

Field	Description
15–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3–0 CVAL5CYC	This read-only register stores the cycle number corresponding to the value captured in CVAL5. This register is incremented each time the counter is loaded with the INIT value at the end of a PWM modulo cycle.

### 27.3.45 Output Enable Register (PWMA\_OUTEN)

Address: E600h base + C0h offset = E6C0h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0				PWMA_EN				PWMB_EN				PWMX_EN			
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### PWMA\_OUTEN field descriptions

Field	Description
15–12 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
11–8 PWMA_EN	<p>PWM_A Output Enables</p> <p>The four bits of this field enable the PWM_A outputs of submodules 3-0, respectively. These bits should be set to 0 (output disabled) when a PWM_A pin is being used for input capture.</p> <p>0 PWM_A output disabled. 1 PWM_A output enabled.</p>
7–4 PWMB_EN	<p>PWM_B Output Enables</p> <p>The four bits of this field enable the PWM_B outputs of submodules 3-0, respectively. These bits should be set to 0 (output disabled) when a PWM_B pin is being used for input capture.</p> <p>0 PWM_B output disabled. 1 PWM_B output enabled.</p>
3–0 PWMX_EN	<p>PWM_X Output Enables</p> <p>The four bits of this field enable the PWM_X outputs of submodules 3-0, respectively. These bits should be set to 0 (output disabled) when a PWM_X pin is being used for input capture or deadtime correction.</p> <p>0 PWM_X output disabled. 1 PWM_X output enabled.</p>

### 27.3.46 Mask Register (PWMA\_MASK)

MASK is double buffered and does not take effect until a FORCE\_OUT event occurs within the appropriate submodule. Reading MASK reads the buffered values and not necessarily the values currently in effect. This double buffering can be overridden by setting the UPDATE\_MASK bits.

Address: E600h base + C1h offset = E6C1h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read					MASKA				MASKB				MASKX			
Write	UPDATE_MASK															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### PWMA\_MASK field descriptions

Field	Description
15–12 UPDATE_MASK	<p>Update Mask Bits Immediately</p> <p>The four bits mask the PWM_X outputs of submodules 3-0, respectively, The four bits of this field force the MASK* bits to be immediately updated within submodules 3-0, respectively, without waiting for a FORCE_OUT event. These self-clearing bits always read as zero. Software may write to any or all of</p>

Table continues on the next page...

**PWMA\_MASK field descriptions (continued)**

Field	Description
	<p>these bits and may set these bits in the same write operation that updates the MASKA, MASKB, and MASKX fields of this register.</p> <p>0 Normal operation. MASK* bits within the corresponding submodule are not updated until a FORCE_OUT event occurs within the submodule.</p> <p>1 Immediate operation. MASK* bits within the corresponding submodule are updated on the following clock edge after setting this bit.</p>
11–8 MASKA	<p>PWM_A Masks</p> <p>The four bits of this field mask the PWM_A outputs of submodules 3-0, respectively, forcing the output to logic 0 prior to consideration of the output polarity.</p> <p>0 PWM_A output normal.</p> <p>1 PWM_A output masked.</p>
7–4 MASKB	<p>PWM_B Masks</p> <p>The four bits of this field mask the PWM_B outputs of submodules 3-0, respectively, forcing the output to logic 0 prior to consideration of the output polarity.</p> <p>0 PWM_B output normal.</p> <p>1 PWM_B output masked.</p>
3–0 MASKX	<p>PWM_X Masks</p> <p>The four bits of this field mask the PWM_X outputs of submodules 3-0, respectively, forcing the output to logic 0 prior to consideration of the output polarity.</p> <p>0 PWM_X output normal.</p> <p>1 PWM_X output masked.</p>

**27.3.47 Software Controlled Output Register (PWMA\_SWCOUT)**

These bits are double buffered and do not take effect until a FORCE\_OUT event occurs within the appropriate submodule. Reading these bits reads the buffered value and not necessarily the value currently in effect.

Address: E600h base + C2h offset = E6C2h

Bit	15	14	13	12	11	10	9	8
Read	0							
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	SM3OUT23	SM3OUT45	SM2OUT23	SM2OUT45	SM1OUT23	SM1OUT45	SM0OUT23	SM0OUT45
Write								
Reset	0	0	0	0	0	0	0	0

### PWMA\_SWCOUT field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7 SM3OUT23	Submodule 3 Software Controlled Output 23  This bit is only used when DTSRCSEL[SM3SEL23] is set to 0b10. It allows software control of which signal is supplied to the deadtime generator of that submodule.  0 A logic 0 is supplied to the deadtime generator of submodule 3 instead of PWM23. 1 A logic 1 is supplied to the deadtime generator of submodule 3 instead of PWM23.
6 SM3OUT45	Submodule 3 Software Controlled Output 45  This bit is only used when DTSRCSEL[SM3SEL45] is set to b10. It allows software control of which signal is supplied to the deadtime generator of that submodule.  0 A logic 0 is supplied to the deadtime generator of submodule 3 instead of PWM45. 1 A logic 1 is supplied to the deadtime generator of submodule 3 instead of PWM45.
5 SM2OUT23	Submodule 2 Software Controlled Output 23  This bit is only used when DTSRCSEL[SM2SEL23] is set to b10. It allows software control of which signal is supplied to the deadtime generator of that submodule.  0 A logic 0 is supplied to the deadtime generator of submodule 2 instead of PWM23. 1 A logic 1 is supplied to the deadtime generator of submodule 2 instead of PWM23.
4 SM2OUT45	Submodule 2 Software Controlled Output 45  This bit is only used when DTSRCSEL[SM2SEL45] is set to b10. It allows software control of which signal is supplied to the deadtime generator of that submodule.  0 A logic 0 is supplied to the deadtime generator of submodule 2 instead of PWM45. 1 A logic 1 is supplied to the deadtime generator of submodule 2 instead of PWM45.
3 SM1OUT23	Submodule 1 Software Controlled Output 23  This bit is only used when DTSRCSEL[SM1SEL23] is set to b10. It allows software control of which signal is supplied to the deadtime generator of that submodule.  0 A logic 0 is supplied to the deadtime generator of submodule 1 instead of PWM23. 1 A logic 1 is supplied to the deadtime generator of submodule 1 instead of PWM23.
2 SM1OUT45	Submodule 1 Software Controlled Output 45  This bit is only used when DTSRCSEL[SM1SEL45] is set to b10. It allows software control of which signal is supplied to the deadtime generator of that submodule.  0 A logic 0 is supplied to the deadtime generator of submodule 1 instead of PWM45. 1 A logic 1 is supplied to the deadtime generator of submodule 1 instead of PWM45.
1 SM0OUT23	Submodule 0 Software Controlled Output 23  This bit is only used when DTSRCSEL[SM0SEL23] is set to b10. It allows software control of which signal is supplied to the deadtime generator of that submodule.  0 A logic 0 is supplied to the deadtime generator of submodule 0 instead of PWM23. 1 A logic 1 is supplied to the deadtime generator of submodule 0 instead of PWM23.
0 SM0OUT45	Submodule 0 Software Controlled Output 45

Table continues on the next page...



**PWMA\_SWCOUT field descriptions (continued)**

Field	Description
	This bit is only used when DTSRCSEL[SM0SEL45] is set to b10. It allows software control of which signal is supplied to the deadtime generator of that submodule.
0	A logic 0 is supplied to the deadtime generator of submodule 0 instead of PWM45.
1	A logic 1 is supplied to the deadtime generator of submodule 0 instead of PWM45.

**27.3.48 PWM Source Select Register (PWMA\_DTsrcSEL)**

The PWM source select bits are double buffered and do not take effect until a FORCE\_OUT event occurs within the appropriate submodule. Reading these bits reads the buffered value and not necessarily the value currently in effect.

Address: E600h base + C3h offset = E6C3h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	SM3SEL23	SM3SEL45	SM2SEL23	SM2SEL45	SM1SEL23	SM1SEL45	SM0SEL23	SM0SEL45								
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**PWMA\_DTsrcSEL field descriptions**

Field	Description
15–14 SM3SEL23	Submodule 3 PWM23 Control Select  This field selects possible over-rides to the generated SM3PWM23 signal that will be passed to the deadtime logic upon the occurrence of a FORCE_OUT event in that submodule.  00 Generated SM3PWM23 signal is used by the deadtime logic. 01 Inverted generated SM3PWM23 signal is used by the deadtime logic. 10 SWCOUT[SM3OUT23] is used by the deadtime logic. 11 PWM3_EXT_A signal is used by the deadtime logic.
13–12 SM3SEL45	Submodule 3 PWM45 Control Select  This field selects possible over-rides to the generated SM3PWM45 signal that will be passed to the deadtime logic upon the occurrence of a FORCE_OUT event in that submodule.  00 Generated SM3PWM45 signal is used by the deadtime logic. 01 Inverted generated SM3PWM45 signal is used by the deadtime logic. 10 SWCOUT[SM3OUT45] is used by the deadtime logic. 11 PWM3_EXT_B signal is used by the deadtime logic.
11–10 SM2SEL23	Submodule 2 PWM23 Control Select  This field selects possible over-rides to the generated SM2PWM23 signal that will be passed to the deadtime logic upon the occurrence of a FORCE_OUT event in that submodule.  00 Generated SM2PWM23 signal is used by the deadtime logic. 01 Inverted generated SM2PWM23 signal is used by the deadtime logic.

*Table continues on the next page...*

### PWMA\_DTsrcSEL field descriptions (continued)

Field	Description
	<p>10 SWCOUT[SM2OUT23] is used by the deadtime logic.</p> <p>11 PWM2_EXTa signal is used by the deadtime logic.</p>
9–8 SM2SEL45	<p>Submodule 2 PWM45 Control Select</p> <p>This field selects possible over-rides to the generated SM2PWM45 signal that will be passed to the deadtime logic upon the occurrence of a FORCE_OUT event in that submodule.</p> <p>00 Generated SM2PWM45 signal is used by the deadtime logic.</p> <p>01 Inverted generated SM2PWM45 signal is used by the deadtime logic.</p> <p>10 SWCOUT[SM2OUT45] is used by the deadtime logic.</p> <p>11 PWM2_EXTB signal is used by the deadtime logic.</p>
7–6 SM1SEL23	<p>Submodule 1 PWM23 Control Select</p> <p>This field selects possible over-rides to the generated SM1PWM23 signal that will be passed to the deadtime logic upon the occurrence of a FORCE_OUT event in that submodule.</p> <p>00 Generated SM1PWM23 signal is used by the deadtime logic.</p> <p>01 Inverted generated SM1PWM23 signal is used by the deadtime logic.</p> <p>10 SWCOUT[SM1OUT23] is used by the deadtime logic.</p> <p>11 PWM1_EXTa signal is used by the deadtime logic.</p>
5–4 SM1SEL45	<p>Submodule 1 PWM45 Control Select</p> <p>This field selects possible over-rides to the generated SM1PWM45 signal that will be passed to the deadtime logic upon the occurrence of a FORCE_OUT event in that submodule.</p> <p>00 Generated SM1PWM45 signal is used by the deadtime logic.</p> <p>01 Inverted generated SM1PWM45 signal is used by the deadtime logic.</p> <p>10 SWCOUT[SM1OUT45] is used by the deadtime logic.</p> <p>11 PWM1_EXTB signal is used by the deadtime logic.</p>
3–2 SM0SEL23	<p>Submodule 0 PWM23 Control Select</p> <p>This field selects possible over-rides to the generated SM0PWM23 signal that will be passed to the deadtime logic upon the occurrence of a FORCE_OUT event in that submodule.</p> <p>00 Generated SM0PWM23 signal is used by the deadtime logic.</p> <p>01 Inverted generated SM0PWM23 signal is used by the deadtime logic.</p> <p>10 SWCOUT[SM0OUT23] is used by the deadtime logic.</p> <p>11 PWM0_EXTa signal is used by the deadtime logic.</p>
1–0 SM0SEL45	<p>Submodule 0 PWM45 Control Select</p> <p>This field selects possible over-rides to the generated SM0PWM45 signal that will be passed to the deadtime logic upon the occurrence of a FORCE_OUT event in that submodule.</p> <p>00 Generated SM0PWM45 signal is used by the deadtime logic.</p> <p>01 Inverted generated SM0PWM45 signal is used by the deadtime logic.</p> <p>10 SWCOUT[SM0OUT45] is used by the deadtime logic.</p> <p>11 PWM0_EXTB signal is used by the deadtime logic.</p>

### 27.3.49 Master Control Register (PWMA\_MCTRL)

In every 4-bit field in this register, each bit acts on a separate submodule. Accordingly, the description of every bitfield refers to the effect of an individual bit.

Address: E600h base + C4h offset = E6C4h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	IPOL				RUN				0				LDOK			
Write									CLDOK							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### PWMA\_MCTRL field descriptions

Field	Description
15–12 IPOL	<p>Current Polarity</p> <p>The four buffered read/write bits of this field correspond to submodules 3-0, respectively. Each bit selects between PWM23 and PWM45 as the source for the generation of the complementary PWM pair output for the corresponding submodule. MCTRL[IPOL] is ignored in independent mode.</p> <p>MCTRL[IPOL] does not take effect until a FORCE_OUT event takes place in the appropriate submodule. Reading MCTRL[IPOL] reads the buffered value and not necessarily the value currently in effect.</p> <p>0 PWM23 is used to generate complementary PWM pair in the corresponding submodule.            1 PWM45 is used to generate complementary PWM pair in the corresponding submodule.</p>
11–8 RUN	<p>Run</p> <p>The four read/write bits of this field enable the clocks to the PWM generator of submodules 3-0, respectively. The corresponding MCTRL[RUN] bit must be set for each submodule that is using its input capture functions or is using the local reload as its reload source. When this bit equals zero, the submodule counter is reset. A reset clears this field.</p> <p>0 PWM generator is disabled in the corresponding submodule.            1 PWM generator is enabled in the corresponding submodule.</p>
7–4 CLDOK	<p>Clear Load Okay</p> <p>The four bits of this field correspond to submodules 3-0, respectively. Each write-only bit is used to clear the corresponding bit of MCTRL[LDOK]. Write a 1 to this location to clear the corresponding MCTRL[LDOK] bit. If a reload occurs within a submodule with the corresponding MCTRL[LDOK] bit set at the same time that MCTRL[CLDOK] is written, then the reload in that submodule will not be performed and MCTRL[LDOK] will be cleared. This bit is self-clearing and always reads as a 0.</p>
3–0 LDOK	<p>Load Okay</p> <p>The four bits of this field correspond to submodules 3-0, respectively. Each read/set bit loads CTRL[PRSC] and the INIT, FRACVALx, and VALx registers of the corresponding submodule into a set of buffers. The buffered prescaler divisor, submodule counter modulus value, and PWM pulse width take effect at the next PWM reload if CTRL[LDMOD] is clear or immediately if CTRL[LDMOD] is set. Set the corresponding MCTRL[LDOK] bit by reading it when it is logic zero and then writing a logic one to it. The VALx, FRACVALx, INIT, and CTRL[PRSC] registers of the corresponding submodule cannot be written while the the corresponding MCTRL[LDOK] bit is set. In Master Reload Mode (CTRL2[RELOAD_SEL]=1)</p>

Table continues on the next page...

### PWMA\_MCTRL field descriptions (continued)

Field	Description
	<p>it is only necessary to set the LDOK bit corresponding to submodule0, but it is recommended to also set the LDOK bit of the slave submodules in order to prevent unwanted writes to the registers in the slave submodules. The MCTRL[LDOK] bit is automatically cleared after the new values are loaded, or it can be manually cleared before a reload by writing a logic 1 to the appropriate MCTRL[CLDOK] bit. This bit cannot be written with a zero. MCTRL[LDOK] can be set in DMA mode when the DMA indicates that it has completed the update of all CTRL[PRSC], INIT, FRACVALx, and VALx registers in the corresponding submodule. Reset clears this field.</p> <p>0 Do not load new values. 1 Load prescaler, modulus, and PWM values of the corresponding submodule.</p>

### 27.3.50 Master Control 2 Register (PWMA\_MCTRL2)

Address: E600h base + C5h offset = E6C5h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0														MONPLL	
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### PWMA\_MCTRL2 field descriptions

Field	Description
15–2 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
1–0 MONPLL	<p>Monitor PLL State</p> <p>These bits are used to control disabling of the fractional delay block when the chip PLL is unlocked and/or missing its input reference. The fractional delay block requires a continuous 200 MHz clock from the PLL. If this clock turns off when the fractional delay block is being used, then the output of the fractional delay block can be stuck high or low even if the PLL restarts. When this control bit is set, PLL problems cause the fractional delay block to be disabled until the PLL returns to a locked state. Once the PLL is receiving a proper reference and is locked, the fractional delay block requires a 25 μs startup time just as if the FRCTRL[FRAC*_EN] bits had been turned off and turned on again.</p> <p>If PLL monitoring is disabled, then software should manually clear and then set the FRCTRL[FRAC*_EN] bits when the PLL loses its reference or loses lock. This will cause the fractional delay block to be disabled and restarted.</p> <p>If the fractional delay block is not being used, then the value of these bits do not matter.</p> <p>00 Not locked. Do not monitor PLL operation. Resetting of the fractional delay block in case of PLL losing lock will be controlled by software.</p> <p>01 Not locked. Monitor PLL operation to automatically disable the fractional delay block when the PLL encounters problems.</p> <p>10 Locked. Do not monitor PLL operation. Resetting of the fractional delay block in case of PLL losing lock will be controlled by software. These bits are write protected until the next reset.</p> <p>11 Locked. Monitor PLL operation to automatically disable the fractional delay block when the PLL encounters problems. These bits are write protected until the next reset.</p>

### 27.3.51 Fault Control Register (PWMA\_FCTRLn)

For every 4-bit field in this register, the bits act on the fault inputs in order. For example, FLVL bits 15-12 act on faults 3-0, respectively.

Address: E600h base + C6h offset + (4d × i), where i=0d to 1d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	FLVL				FAUTO				FSAFE				FIE			
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### PWMA\_FCTRLn field descriptions

Field	Description
15–12 FLVL	<p>Fault Level</p> <p>The four read/write bits of this field select the active logic level of the individual fault inputs 3-0, respectively. A reset clears this field.</p> <p>0 A logic 0 on the fault input indicates a fault condition. 1 A logic 1 on the fault input indicates a fault condition.</p>
11–8 FAUTO	<p>Automatic Fault Clearing</p> <p>The four read/write bits of this field select automatic or manual clearing of faults 3-0, respectively. A reset clears this field.</p> <p>0 Manual fault clearing. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear at the start of a half cycle or full cycle depending the state of FSTS[FFULL]. This is further controlled by FCTRL[FSAFE]. 1 Automatic fault clearing. PWM outputs disabled by this fault are enabled when FSTS[FFPINx] is clear at the start of a half cycle or full cycle depending on the state of FSTS[FFULL] without regard to the state of FSTS[FFLAGx].</p>
7–4 FSAFE	<p>Fault Safety Mode</p> <p>These read/write bits select the safety mode during manual fault clearing. A reset clears this field.</p> <p>FSTS[FFPINx] may indicate a fault condition still exists even though the actual fault signal at the FAULTx pin is clear due to the fault filter latency.</p> <p>0 Normal mode. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear at the start of a half cycle or full cycle depending on the state of FSTS[FFULL] without regard to the state of FSTS[FFPINx]. The PWM outputs disabled by this fault input will not be re-enabled until the actual FAULTx input signal de-asserts since the fault input will combinationally disable the PWM outputs (as programmed in DISMAPn). 1 Safe mode. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear and FSTS[FFPINx] is clear at the start of a half cycle or full cycle depending on the state of FSTS[FFULL].</p>
3–0 FIE	<p>Fault Interrupt Enables</p> <p>This read/write field enables CPU interrupt requests generated by the FAULTx pins. A reset clears this field.</p>


Table continues on the next page...

### PWMA\_FCTRLn field descriptions (continued)

Field	Description
	<p><b>NOTE:</b> The fault protection circuit is independent of the FIEx bit and is always active. If a fault is detected, the PWM outputs are disabled according to the disable mapping register.</p> <p>0 FAULTx CPU interrupt requests disabled.            1 FAULTx CPU interrupt requests enabled.</p>

### 27.3.52 Fault Status Register (PWMA\_FSTSn)

Address: E600h base + C7h offset + (4d × i), where i=0d to 1d



### PWMA\_FSTSn field descriptions

Field	Description
15–12 FHALF	<p>Half Cycle Fault Recovery</p> <p>These read/write bits are used to control the timing for re-enabling the PWM outputs after a fault condition. These bits apply to both automatic and manual clearing of a fault condition.</p> <p><b>NOTE:</b> Both FHALF and FFULL can be set so that the fault recovery occurs at the start of a full cycle and at the start of a half cycle (as defined by VAL0). If neither FHALF nor FFULL is set, then no fault recovery is possible.</p> <p>0 PWM outputs are not re-enabled at the start of a half cycle.            1 PWM outputs are re-enabled at the start of a half cycle (as defined by VAL0).</p>
11–8 FFPIN	<p>Filtered Fault Pins</p> <p>These read-only bits reflect the current state of the filtered FAULTx pins converted to high polarity. A logic 1 indicates a fault condition exists on the filtered FAULTx pin. A reset has no effect on this field.</p>
7–4 FFULL	<p>Full Cycle</p> <p>These read/write bits are used to control the timing for re-enabling the PWM outputs after a fault condition. These bits apply to both automatic and manual clearing of a fault condition.</p> <p><b>NOTE:</b> Both FHALF and FFULL can be set so that the fault recovery occurs at the start of a full cycle and at the start of a half cycle (as defined by VAL0). If neither FHALF nor FFULL is set, then no fault recovery is possible.</p> <p>0 PWM outputs are not re-enabled at the start of a full cycle            1 PWM outputs are re-enabled at the start of a full cycle</p>
3–0 FFLAG	<p>Fault Flags</p> <p>These read-only flag is set within two CPU cycles after a transition to active on the FAULTx pin. Clear this bit by writing a logic one to it. A reset clears this field. While the reset value is 0, these bits may be set to 1 by the time they can be read depending on the state of the fault input signals.</p>

Table continues on the next page...

**PWMA\_FSTSn field descriptions (continued)**

Field	Description
0	No fault on the FAULTx pin.
1	Fault on the FAULTx pin.

**27.3.53 Fault Filter Register (PWMA\_FFILTn)**

The settings in this register are shared among each of the fault input filters within the fault channel.

Input filter considerations include:

- The **FILT\_PER** value should be set such that the sampling period is larger than the period of the expected noise. This way a noise spike will only corrupt one sample. The **FILT\_CNT** value should be chosen to reduce the probability of noisy samples causing an incorrect transition to be recognized. The probability of an incorrect transition is defined as the probability of an incorrect sample raised to the **FILT\_CNT+3** power.
- The values of **FILT\_PER** and **FILT\_CNT** must also be traded off against the desire for minimal latency in recognizing input transitions. Turning on the input filter (setting **FILT\_PER** to a non-zero value) introduces a latency of  $((\text{FILT\_CNT}+4) \times \text{FILT\_PER} \times \text{IPBus clock period})$ . Note that even when the filter is enabled, there is a combinational path to disable the PWM outputs. This is to ensure rapid response to fault conditions and also to ensure fault response if the PWM module loses its clock. The latency induced by the filter will be seen in the time to set **FSTS[FFLAG]** and **FSTS[FFPIN]**.

Address: E600h base + C8h offset + (4d × i), where i=0d to 1d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	GSTR	0					FILT_CNT			FILT_PER						
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**PWMA\_FFILTn field descriptions**

Field	Description
15 GSTR	<p>Fault Glitch Stretch Enable</p> <p>This bit is used to enable the fault glitch stretching logic. This logic ensures that narrow fault glitches are stretched to be at least 2 IPBus clock cycles wide. In some cases a narrow fault input can cause problems due to the short PWM output shutdown/re-activation time. The stretching logic ensures that a glitch on the fault input, when the fault filter is disabled, will be registered in the fault flags.</p> <p>0 Fault input glitch stretching is disabled. 1 Input fault signals will be stretched to at least 2 IPBus clock cycles.</p>

*Table continues on the next page...*

### PWMA\_FFILT $n$ field descriptions (continued)

Field	Description
14–11 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
10–8 FILT_CNT	Fault Filter Count  These bits represent the number of consecutive samples that must agree prior to the input filter accepting an input transition. The number of samples is the decimal value of this field plus three: the bitfield value of 0-7 represents 3-10 samples, respectively. The value of FILT_CNT affects the input latency.
7–0 FILT_PER	Fault Filter Period  This 8-bit field applies universally to all fault inputs.  These bits represent the sampling period (in IPBus clock cycles) of the fault pin input filter. Each input is sampled multiple times at the rate specified by this field. If FILT_PER is 0x00 (default), then the input filter is bypassed. The value of FILT_PER affects the input latency.  <b>NOTE:</b> When changing values for FILT_PER from one non-zero value to another non-zero value, first write a value of zero to clear the filter.

### 27.3.54 Fault Test Register (PWMA\_FTST $n$ )

Address: E600h base + C9h offset + (4d × i), where i=0d to 1d

Bit	15	14	13	12	11	10	9	8
Read	0							
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	0							FTEST
Write								
Reset	0	0	0	0	0	0	0	0

### PWMA\_FTST $n$ field descriptions

Field	Description
15–1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
0 FTEST	Fault Test  This read/write bit is used to simulate a fault condition. Setting this bit causes a simulated fault to be sent into all of the fault filters. The condition propagates to the fault flags and possibly the PWM outputs depending on the DISMAP $n$ settings. Clearing this bit removes the simulated fault condition.  0 No fault 1 Cause a simulated fault



### 27.3.44 Fault Test Register (PWMA\_FCTRL2n)

Address: E600h base + CAh offset + (4d × i), where i=0d to 1d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								0							
Write	0															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**PWMA\_FCTRL2n field descriptions**

Field	Description
15–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3–0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

## 27.4 Functional Description


### 27.4.1 PWM Capabilities

This section describes some capabilities of the PWM module.

#### 27.4.1.1 Center Aligned PWMs

Each submodule has its own timer that is capable of generating PWM signals on two output pins. The edges of each of these signals are controlled independently as shown in [Figure 27-239](#).

functional Description



**Figure 27-239. Center Aligned Example**


The submodule timers only count in the up direction and then reset to the INIT value. Instead of having a single value that determines pulse width, there are two values that must be specified: the turn on edge and the turn off edge. This double action edge generation not only gives the user control over the pulse width, but over the relative alignment of the signal as well. As a result, there is no need to support separate PWM alignment modes since the PWM alignment mode is inherently a function of the turn on and turn off edge values.

[Figure 27-239](#) also illustrates an additional enhancement to the PWM generation process. When the counter resets, it is reloaded with a user specified value, which may or may not be zero. If the value chosen happens to be the 2's complement of the modulus value, then the PWM generator operates in "signed" mode. This means that if each PWM's turn on and turn off edge values are also the same number but only different in their sign, the "on" portion of the output signal will be centered around a count value of zero. Therefore, only one PWM value needs to be calculated in software and then this value and its negative are provided to the submodule as the turn off and turn on edges respectively. This technique will result in a pulse width that always consists of an odd number of timer counts. If all PWM signal edge calculations follow this same convention, then the signals will be center aligned with respect to each other, which is the goal. Of course, center

alignment between the signals is not restricted to symmetry around the zero count value, as any other number would also work. However, centering on zero provides the greatest range in signed mode and also simplifies the calculations.

### 27.4.1.2 Edge Aligned PWMs

When the turn on edge for each pulse is specified to be the INIT value, then edge aligned operation results, as the following figure shows. Therefore, only the turn off edge value needs to be periodically updated to change the pulse width.



**Figure 27-240. Edge Aligned Example (INIT=VAL2=VAL4)**

With edge aligned PWMs, another example of the benefits of signed mode can be seen. A common way to drive an H-bridge is to use a technique called "bipolar" PWMs where a 50% duty cycle results in zero volts on the load. Duty cycles less than 50% result in negative load voltages and duty cycles greater than 50% generate positive load voltages. If the module is set to signed mode operation (the INIT and VAL1 values are the same number with opposite signs), then there is a direct proportionality between the PWM turn off edge value and the motor voltage, INCLUDING the sign. So once again, signed mode of operation simplifies the software interface to the PWM module since no offset calculations are required to translate the output variable control algorithm to the voltage on an H-Bridge load.

### 27.4.1.3 Phase Shifted PWMs

In the previous sections, the benefits of signed mode of operation were discussed in the context of simplifying the required software calculations by eliminating the requirement to bias up signed variables before applying them to the module. However, if numerical biases are applied to the turn on and turn off edges of different PWM signal, the signals will be phase shifted with respect to each other, as the following figure shows. This results in certain advantages when applied to a power stage. For example, when operating a multi-phase inverter at a low modulation index, all of the PWM switching edges from the different phases occur at nearly the same time. This can be troublesome from a noise standpoint, especially if ADC readings of the inverter must be scheduled near those times. Phase shifting the PWM signals can open up timing windows between the switching edges to allow a signal to be sampled by the ADC. However, phase shifting does NOT affect the duty cycle so average load voltage is not affected.





Figure 27-241. Phase Shifted Outputs Example

An additional benefit of phase shifted PWMs appears in [Figure 27-242](#). In this case, an H-Bridge circuit is driven by 4 PWM signals to control the voltage waveform on the primary of a transformer. Both left and right side PWMs are configured to always generate a square wave with 50% duty cycle. This works out nicely for the H-Bridge since no narrow pulse widths are generated reducing the high frequency switching

requirements of the transistors. Notice that the square wave on the right side of the H-Bridge is phase shifted compared to the left side of the H-Bridge. As a result, the transformer primary sees the bottom waveform across its terminals. The RMS value of this waveform is directly controlled by the amount of phase shift of the square waves. Regardless of the phase shift, no DC component appears in the load voltage as long as the duty cycle of each square wave remains at 50% making this technique ideally suited for transformer loads. As a result, this topology is frequently used in industrial welders to adjust the amount of energy delivered to the weld arc.



**Figure 27-242. Phase Shifted PWMs Applied to a Transformer Primary**

### 27.4.1.4 Double Switching PWMs

Double switching PWM output is supported to aid in single shunt current measurement and three phase reconstruction. This method support two independent rising edges and two independent falling edges per PWM cycle. The VAL2 and VAL3 registers are used to generate the even channel (labelled as PWM\_A in the figure) while VAL4 and VAL5 are used to generate the odd channel. The two channels are combined using XOR logic (force out logic) as the following figure shows. The DBLPWM signal can be run through the deadtime insertion logic.





Figure 27-243. Double Switching Output Example


### 27.4.1.5 ADC Triggering

In cases where the timing of the ADC triggering is critical, it must be scheduled as a hardware event instead of software activated. With this PWM module, multiple ADC triggers can be generated in hardware per PWM cycle without the requirement of another timer module. [Figure 27-244](#) shows how this is accomplished. When specifying complementary mode of operation, only two edge comparators are required to generate the output PWM signals for a given submodule. This means that the other comparators are free to perform other functions. In this example, the software does not need to quickly respond after the first conversion to set up other conversions that must occur in the same PWM cycle.



**Figure 27-244. Multiple Output Trigger Generation in Hardware**

Because each submodule has its own timer, it is possible for each submodule to run at a different frequency. One of the options possible with this PWM module is to have one or more submodules running at a lower frequency, but still synchronized to the timer in submodule0. [Figure 27-245](#) shows how this feature can be used to schedule ADC triggers over multiple PWM cycles. A suggested use for this configuration would be to use the lower-frequency submodule to control the sampling frequency of the software control algorithm where multiple ADC triggers can now be scheduled over the entire sampling period. In [Figure 27-245](#), *all* submodule comparators are shown being used for ADC trigger generation.




**Figure 27-245. Multiple Output Triggers Over Several PWM Cycles**

### 27.4.1.6 Enhanced Capture Capabilities (E-Capture)

When a PWM pin is not being used for PWM generation, it can be used to perform input captures. Recall that for PWM generation BOTH edges of the PWM signal are specified via separate compare register values. When programmed for input capture, both of these registers work on the same pin to capture multiple edges, toggling from one to the other in either a free running or one-shot fashion. By simply programming the desired edge of each capture circuit, period and pulse width of an input signal can easily be measured without the requirement to re-arm the circuit. In addition, each edge of the input signal can clock an 8 bit counter where the counter output is compared to a user specified value (EDGCMP). When the counter output equals EDGCMP, the value of the submodule timer is captured and the counter is automatically reset. This feature allows the module to count a specified number of edge events and then perform a capture and interrupt. The following figure illustrates some of the functionality of the E-Capture circuit.





**Figure 27-246. Capture Capabilities of the E-Capture Circuit**

When a submodule is being used for PWM generation, its timer counts up to the modulus value used to specify the PWM frequency and then is re-initialized. Therefore, using this timer for input captures on one of the other pins (for example, PWM\_X) has limited utility since it does not count through all of the numbers and the timer reset represents a discontinuity in the 16 bit number range. However, when measuring a signal that is synchronous to the PWM frequency, the timer modulus range is perfectly suited for the application. Consider the following figure as an example. In this application the output of a PWM power stage is connected to the PWM\_X pin that is configured for free running input captures. Specifically, the CVAL0 capture circuitry is programmed for rising edges and the CVAL1 capture circuitry is set for falling edges. This will result in new load pulse width data being acquired every PWM cycle. To calculate the pulse width, simply subtract the CVAL0 register value from the CVAL1 register value. This measurement is extremely beneficial when performing dead-time distortion correction on a half bridge circuit driving an inductive load. Also, these values can be directly compared to the VALx registers responsible for generating the PWM outputs to obtain a measurement of system propagation delays. For details, refer to the separate discussion of deadtime distortion correction.

During deadtime, load inductance drives voltage with polarity that keeps inductive current flowing through diodes.




Figure 27-247. Output Pulse Width Measurement Possible with the E-Capture Circuit

### 27.4.1.7 Synchronous Switching of Multiple Outputs

Before the PWM signals are routed to the output pins, they are processed by a hardware block that permits all submodule outputs to be switched synchronously. This feature can be extremely useful in commutated motor applications where the next commutation state can be laid in ahead of time and then immediately switched to the outputs when the appropriate condition or time is reached. Not only do all the changes occur synchronously on all submodule outputs, but they occur IMMEDIATELY after the trigger event occurs eliminating any interrupt latency.

The synchronous output switching is accomplished via a signal called FORCE\_OUT. This signal originates from the local FORCE bit within the submodule, from submodule0, or from external to the PWM module and, in most cases, is supplied from an external timer channel configured for output compare. In a typical application, software sets up the desired states of the output pins in preparation for the next FORCE\_OUT event. This selection lays dormant until the FORCE\_OUT signal transitions and then all outputs are

switched simultaneously. The signal switching is performed upstream from the deadtime generator so that any abrupt changes that might occur do not violate deadtime on the power stage when in complementary mode.

Figure 27-248 shows a popular application that can benefit from this feature. On a brushless DC motor it is desirable on many cases to spin the motor without need of hall-effect sensor feedback. Instead, the back EMF of the motor phases is monitored and this information is used to schedule the next commutation event. The top waveforms of Figure 27-248 are a simplistic representation of these back EMF signals. Timer compare events (represented by the long vertical lines in the diagram) are scheduled based on the zero crossings of the back-EMF waveforms. The PWM module is configured via software ahead of time with the next state of the PWM pins in anticipation of the compare event. When it happens, the output compare of the timer drives the FORCE\_OUT signal which immediately changes the state of the PWM pins to the next commutation state with no software latency.





Figure 27-248. Sensorless BLDC Commutation Using the Force Out Function

## 27.4.2 Functional Details

This section describes the implementation of various sections of the PWM in greater detail.


The following figure is a high-level block diagram of output PWM generation.



**Figure 27-249. High-Level Output PWM Generation Block Diagram**

### 27.4.2.1 PWM Clocking

Figure 27-250 shows the logic used to generate the main counter clock. Each submodule can select between three clock signals: the IPBus clock, EXT\_CLK, and AUX\_CLK. The EXT\_CLK goes to all of the submodules. The AUX\_CLK signal is broadcast from submodule0 and can be selected as the clock source by other submodules so that the 8-bit prescaler and MCTRL[RUN] from submodule0 can control all of the submodules.



**Figure 27-250. Clocking Block Diagram for Each PWM Submodule**

To permit lower PWM frequencies, the prescaler produces the PWM clock frequency by dividing the IPBus clock frequency by 1-128. The prescaler bits, CTRL[PRSC], select the prescaler divisor. This prescaler is buffered and will not be used by the PWM generator until MCTRL[LDOK] is set and a new PWM reload cycle begins or CTRL[LDMOD] is set.

### 27.4.2.2 Register Reload Logic

The register reload logic is used to determine when the outer set of registers for all double buffered register pairs will be transferred to the inner set of registers. The register reload event can be scheduled to occur every "n" PWM cycles using CTRL[LDFQ] and CTRL[FULL]. A half cycle reload option is also supported (CTRL[HALF]) where the reload can take place in the middle of a PWM cycle. The half cycle point is defined by the VAL0 register and does not have to be exactly in the middle of the PWM cycle.

As illustrated in [Figure 27-251](#) the reload signal from submodule0 can be broadcast as the Master Reload signal allowing the reload logic from submodule0 to control the reload of registers in other submodules.





Figure 27-251. Register Reload Logic

### 27.4.2.3 Counter Synchronization

In the following figure, the 16 bit counter will count up until its output equals VAL1 which is used to specify the counter modulus value. The resulting compare causes a rising edge to occur on the Local Sync signal which is one of four possible sources used to cause the 16 bit counter to be initialized with INIT. If Local Sync is selected as the counter initialization signal, then VAL1 within the submodule effectively controls the timer period (and thus the PWM frequency generated by that submodule) and everything works on a local level.



**Figure 27-252. Submodule Timer Synchronization**

The Master Sync signal originates as the Local Sync from submodule0. If configured to do so, the timer period of any submodule can be locked to the period of the timer in submodule0.

The PWM\_EXT\_SYNC signal originates on chip or off chip depending on the system architecture. This signal may be selected as the source for counter initialization so that an external source can control the period of all submodules.

If the Master Reload signal is selected as the source for counter initialization, then the period of the counter will be locked to the register reload frequency of submodule0. Since the reload frequency is usually commensurate to the sampling frequency of the software control algorithm, the submodule counter period will therefore equal the sampling period. As a result, this timer can be used to generate output compares or output triggers over the entire sampling period which may consist of several PWM cycles. The Master Reload signal can only originate from submodule0.

The counter can optionally initialize upon the assertion of the FORCE\_OUT signal assuming that CTRL2[FRCEN] is set. As indicated by the preceding figure, this constitutes a second init input into the counter which will cause the counter to initialize regardless of which signal is selected as the counter init signal. The FORCE\_OUT signal is provided mainly for commutated applications. When PWM signals are commutated on an inverter controlling a brushless DC motor, it is necessary to restart the PWM cycle at the beginning of the commutation interval. This action effectively resynchronizes the PWM waveform to the commutation timing. Otherwise, the average voltage applied to a motor winding integrated over the entire commutation interval will be a function of the

timing between the asynchronous commutation event with respect to the PWM cycle. The effect is more critical at higher motor speeds where each commutation interval may consist of only a few PWM cycles. If the counter is not initialized at the start of each commutation interval, the result will be an oscillation caused by the beating between the PWM frequency and the commutation frequency.

### 27.4.2.4 PWM Generation

Figure 27-253 illustrates how PWM generation is accomplished in each submodule. In each case, two comparators and associated VALx registers are utilized for each PWM output signal. One comparator and VALx register are used to control the turn-on edge, while a second comparator and VALx register control the turn-off edge.




Figure 27-253. PWM Generation Hardware



The generation of the Local Sync signal is performed exactly the same way as the other PWM signals in the submodule. While comparator 0 causes a falling edge of the Local Sync signal, comparator 1 generates a rising edge. Comparator 1 is also hardwired to the reload logic to generate the full cycle reload indicator.

If VAL1 is controlling the modulus of the counter and VAL0 is half of the VAL1 register minus the INIT value, then the half cycle reload pulse will occur exactly half way through the timer count period and the Local Sync will have a 50% duty cycle. On the other hand, if the VAL1 and VAL0 registers are not required for register reloading or counter initialization, they can be used to modulate the duty cycle of the Local Sync signal, effectively turning it into an auxiliary PWM signal (PWM\_X) assuming that the PWM\_X pin is not being used for another function such as input capture or deadtime distortion correction. Including the Local Sync signal, each submodule is capable of generating three PWM signals where software has complete control over each edge of each of the signals.

If the comparators and edge value registers are not required for PWM generation, they can also be used for other functions such as output compares, generating output triggers, or generating interrupts at timed intervals.

The 16-bit comparators shown in [Figure 27-253](#) are "equal to" comparators. In addition, if both the set and reset of the flip-flop are asserted, then the flop output goes to 0.

### 27.4.2.5 Output Compare Capabilities

By using the VALx registers in conjunction with the submodule timer and 16 bit comparators, buffered output compare functionality can be achieved with no additional hardware required. Specifically, the following output compare functions are possible:

- An output compare sets the output high
- An output compare sets the output low
- An output compare generates an interrupt
- An output compare generates an output trigger


In PWM generation, an output compare is initiated by programming a VALx register for a timer compare, which in turn causes the output of the D flip-flop to either set or reset. For example, if an output compare is desired on the PWM\_A signal that sets it high, VAL2 would be programmed with the counter value where the output compare should take place. However, to prevent the D flip-flop from being reset again after the compare has occurred, the VAL3 register must be programmed to a value outside of the modulus range of the counter. Therefore, a compare that would result in resetting the D flip-flop

output would never occur. Conversely, if an output compare is desired on the PWM\_A signal that sets it low, the VAL3 register is programmed with the appropriate count value and the VAL2 register is programmed with a value outside the counter modulus range. Regardless of whether a high compare or low compare is programmed, an interrupt or output trigger can be generated when the compare event occurs.

### 27.4.2.6 Force Out Logic

For each submodule, software can select between eight signal sources for the FORCE\_OUT signal: local CTRL2[FORCE], the Master Force signal from submodule0, the local Reload signal, the Master Reload signal from submodule0, the Local Sync signal, the Master Sync signal from submodule0, the EXT\_SYNC signal from on- or off-chip, or the EXT\_FORCE signal from on- or off-chip depending on the chip architecture. The local signals are used when the user simply wants to change the signals on the output pins of the submodule without regard for synchronization with other submodules. However, if it is required that all signals on all submodule outputs change at the same time, the Master, EXT\_SYNC, or EXT\_FORCE signals should be selected.

[Figure 27-254](#) illustrates the Force logic. The SEL23 and SEL45 fields each choose from one of four signals that can be supplied to the submodule outputs: the PWM signal, the inverted PWM signal, a binary level specified by software via the OUT23 and OUT45 bits, or the PWM\_EXT\_A or PWM\_EXT\_B alternate external control signals. The selection can be determined ahead of time and, when a FORCE\_OUT event occurs, these values are presented to the signal selection mux that immediately switches the requested signal to the output of the mux for further processing downstream.




**Figure 27-254. Force Out Logic**

The local CTRL2[FORCE] signal of submodule0 can be broadcast as the Master Force signal to other submodules. This feature allows the CTRL2[FORCE] of submodule0 to synchronously update all of the submodule outputs at the same time. The EXT\_FORCE signal originates from outside the PWM module from a source such as a timer or digital comparators in the Analog-to-Digital Converter.

### 27.4.2.7 Independent or Complementary Channel Operation


Writing a logic one to CTRL2[INDEP] configures the pair of PWM outputs as two independent PWM channels. Each PWM output is controlled by its own VALx pair operating independently of the other output.

Writing a logic zero to CTRL2[INDEP] configures the PWM output as a pair of complementary channels. The PWM pins are paired as shown in [Figure 27-255](#) in complementary channel operation. Which signal is connected to the output pin (PWM23 or PWM45) is determined by MCTRL[IPOL].



**Figure 27-255. Complementary Channel Pair**

The complementary channel operation is for driving top and bottom transistors in a motor drive circuit, such as the one in [Figure 27-256](#).




**Figure 27-256. Typical 3 Phase AC Motor Drive**

Complementary operation allows the use of the deadtime insertion feature.

### 27.4.2.8 Deadtime Insertion Logic

The following figure shows the deadtime insertion logic of each submodule which is used to create non-overlapping complementary signals when not in independent mode.



**Figure 27-257. Deadtime Insertion Logic**

While in the complementary mode, a PWM pair can be used to drive top/bottom transistors, as shown in the figure. When the top PWM channel is active, the bottom PWM channel is inactive, and vice versa.

### Note

To avoid short circuiting the DC bus and endangering the transistor, there must be no overlap of conducting intervals between top and bottom transistor. But the transistor's characteristics may make its switching-off time longer than switching-on time. To avoid the conducting overlap of top and bottom transistors, deadtime needs to be inserted in the switching period, as illustrated in the following figure.

The deadtime generators automatically insert software-selectable activation delays into the pair of PWM outputs. The deadtime registers (DTCNT0 and DTCNT1) specify the number of IPBus clock cycles to use for deadtime delay. Every time the deadtime generator inputs change state, deadtime is inserted. Deadtime forces both PWM outputs in the pair to the inactive state.

## Functional Description

When deadtime is inserted in complementary PWM signals connected to an inverter driving an inductive load, the PWM waveform on the inverter output will have a different duty cycle than what appears on the output pins of the PWM module. This results in a distortion in the voltage applied to the load. A method of correcting this, adding to or subtracting from the PWM value used, is discussed next.





Figure 27-258. Deadtime Insertion

### 27.4.2.8.1 Top/Bottom Correction

In complementary mode, either the top or the bottom transistor controls the output voltage. However, deadtime has to be inserted to avoid overlap of conducting interval between the top and bottom transistor. Both transistors in complementary mode are off during deadtime, allowing the output voltage to be determined by the current status of load and introduce distortion in the output voltage. See the following figure. On AC induction motors running open-loop, the distortion typically manifests itself as poor low-speed performance, such as torque ripple and rough operation.



**Figure 27-259. Deadtime Distortion**

During deadtime, load inductance distorts output voltage by keeping current flowing through the diodes. This deadtime current flow creates a load voltage that varies with current direction. With a positive current flow, the load voltage during deadtime is equal to the bottom supply, putting the top transistor in control. With a negative current flow, the load voltage during deadtime is equal to the top supply putting the bottom transistor in control.

Remembering that the original PWM pulse widths were shortened by deadtime insertion, the averaged sinusoidal output will be less than the desired value. However, when deadtime is inserted, it creates a distortion in the motor current waveform. This distortion is aggravated by dissimilar turn-on and turn-off delays of each of the transistors. By giving the PWM module information on which transistor is controlling at a given time this distortion can be corrected.

For a typical circuit in complementary channel operation, only one of the transistors will be effective in controlling the output voltage at any given time. This depends on the direction of the motor current for that pair, as the preceding figure shows. To correct distortion one of two different factors must be added to the desired PWM value, depending on whether the top or bottom transistor is controlling the output voltage. Therefore, the software is responsible for calculating both compensated PWM values prior to placing them in the VALx registers. Either the VAL2/VAL3 or the VAL4/VAL5 register pair controls the pulse width at any given time. For a given PWM pair, whether the VAL2/VAL3 or VAL4/VAL5 pair is active depends on either:


- The state of the current status pin, PWMX, for that driver
- The state of the odd/even correction bit, MCTRL[IPOL], for that driver

To correct deadtime distortion, software can decrease or increase the value in the appropriate VALx register.

- In edge-aligned operation, decreasing or increasing the PWM value by a correction value equal to the deadtime typically compensates for deadtime distortion.
- In center-aligned operation, decreasing or increasing the PWM value by a correction value equal to one-half the deadtime typically compensates for deadtime distortion.

### 27.4.2.8.2 Manual Correction

To detect the current status, the voltage on each PWMX pin is sampled twice in a PWM period, at the end of each deadtime. The value is stored in CTRL[DT]. CTRL[DT] is a timing marker especially indicating when to toggle between PWM value registers. Software can then set MCTRL[IPOL] to switch between VAL2/VAL3 and VAL4/VAL5 register pairs according to CTRL[DT] values.




**Figure 27-260. Current-status Sense Scheme for Deadtime Correction**

Both D flip-flops latch low, CTRL[DT] = 00, during deadtime periods if current is large and flowing out of the complementary circuit. See the preceding figure. Both D flip-flops latch the high, CTRL[DT] = 11, during deadtime periods if current is also large and flowing into the complementary circuit.

However, under low-current, the output voltage of the complementary circuit during deadtime is somewhere between the high and low levels. The current cannot free-wheel through the opposition anti-body diode, regardless of polarity, giving additional distortion when the current crosses zero. **Sampled results will be CTRL[DT] = b10. Thus, the best time to change one PWM value register to another is just before the current zero crossing.**





**Figure 27-261. Output Voltage Waveforms**

### 27.4.2.9 Fractional Delay Logic

For applications where more resolution than a single IPBus clock period is needed, the fractional delay logic can be used to achieve fine resolution on the rising and falling edges of the PWM\_A and PWM\_B outputs and fine resolution for the PWM period. Enable the use of the fractional delay logic by setting FRCTRL[FRACx\_EN]. The FRACVALx registers act as a fractional clock cycle addition to the turn on and turn off count specified by the VAL2, VAL3, VAL4, or VAL5 registers. The FRACVAL1 register acts as a fractional increase in the PWM period as defined by VAL1. If FRACVAL1 is programmed to a non-zero value, then the largest value for the VAL1 register is 0xFFFFE for unsigned usage or 0x7FFE for signed usage. This limit is needed in order to avoid counter rollovers when accumulating the fractional additional period.

The results of the fractional delay logic depend on whether or not the PWM submodule has an analog micro-edge placer block available.

### 27.4.2.9.1 Fractional Delay Logic with Micro-Edge Placement Block


Using the micro-edge placer block requires that the IPBus clock to the PWM be set at a defined frequency. The micro-edge placer is powered up by setting `FRCTRL[FRAC_PU]`. Enable fine edge control on the various PWM edges by setting `FRCTRL[FRACx_EN]`. The fractional values in the `FRACVALx` registers allow placing the PWM edge or PWM period to a granularity of 1/32 of the IPBus clock period. For example, if you desire the rising edge of the PWMA output to occur at a count of 12.25, then program `VAL2` with `0x000C` and `FRACVAL2` with `0x4000`. Using `FRACVAL1` will adjust the PWM period with the same granularity of 1/32 of a clock period.

If the `FRCTRL[FRAC_PU]` bits in all of the submodules are clear, then the micro-edge placer is powered down, and alternate clock frequencies can be used without the micro-edge placement feature.

### 27.4.2.10 Output Logic

The following figure shows the output logic of each submodule including how each PWM output has individual fault disabling, polarity control, and output enable. This allows for maximum flexibility when interfacing to the external circuitry.

The PWM23 and PWM45 signals which are output from the deadtime logic (refer to the figure) are positive true signals. In other words, a high level on these signals should result in the corresponding transistor in the PWM inverter being turned ON. The voltage level required at the PWM output pin to turn the transistor ON or OFF is a function of the logic between the pin and the transistor. Therefore, it is imperative that the user program `OCTRL[POLA]` and `OCTRL[POLB]` before enabling the output pins. A fault condition can result in the PWM output being tristated, forced to a logic 1, or forced to a logic 0 depending on the values programmed into the `OCTRL[PWMxFS]` fields.




**Figure 27-262. Fractional Delay and Output Logic Section**

### 27.4.2.11 E-Capture

Commensurate with the idea of controlling both edges of an output signal, the Enhanced Capture (E-Capture) logic is designed to measure both edges of an input signal. As a result, when a submodule pin is configured for input capture, the CVALx registers associated with that pin are used to record the edge values.

The following figure is a block diagram of the E-Capture circuit. Upon entering the pin input, the signal is split into two paths. One goes straight to a mux input where software can select to pass the signal directly to the capture logic for processing. The other path connects the signal to an 8 bit counter which counts both the rising and falling edges of the signal. The output of this counter is compared to an 8 bit value that is specified by the user (EDGCMPlx) and when the two values are equal, the comparator generates a pulse that resets the counter. This pulse is also supplied to the mux input where software can select it to be processed by the capture logic. This feature permits the E-Capture circuit to count up to 256 edge events before initiating a capture event. this feature is useful for dividing down high frequency signals for capture processing so that capture interrupts don't overwhelm the CPU. Also, this feature can be used to simply generate an interrupt after "n" events have been counted.



**Figure 27-263. Enhanced Capture (E-Capture) Logic**

Based on the mode selection, the mux selects either the pin input or the compare output from the count/compare circuit to be processed by the capture logic. The selected signal is routed to two separate capture circuits which work in tandem to capture sequential edges of the signal. The type of edge to be captured by each circuit is determined by CAPTCTRLx[EDGx1] and CAPTCTRLx[EDGx0], whose functionality is listed in the preceding figure. Also, controlling the operation of the capture circuits is the arming logic which allows captures to be performed in a free running (continuous) or one shot fashion. In free running mode, the capture sequences will be performed indefinitely. If both capture circuits are enabled, they will work together in a ping-pong style where a capture event from one circuit leads to the arming of the other and vice versa. In one shot mode, only one capture sequence will be performed. If both capture circuits are enabled, capture circuit 0 is first armed and when a capture event occurs, capture circuit 1 is armed. Once the second capture occurs, further captures are disabled until another capture sequence is initiated. Both capture circuits are also capable of generating an interrupt to the CPU.


### 27.4.2.12 Fault Protection

Fault protection can control any combination of PWM output pins. Faults are generated by a logic one on any of the FAULTx pins. This polarity can be changed via FCTRL[FLVL]. Each FAULTx pin can be mapped arbitrarily to any of the PWM outputs. When fault protection hardware disables PWM outputs, the PWM generator continues to run, only the output pins are forced to logic 0, logic 1, or tristated depending the values of OCTRL[PWMxFS].

The fault decoder disables PWM pins selected by the fault logic and the disable mapping (DISMAPn) registers. The following figure shows an example of the fault disable logic. Each bank of bits in DISMAPn control the mapping for a single PWM pin. See the following table.

The fault protection is enabled even when the PWM module is not enabled; therefore, a fault will be latched in and must be cleared in order to prevent an interrupt when the PWM is enabled.

**functional Description**



**Figure 27-264. Fault Decoder for PWM\_A**

**Table 27-239. Fault Mapping**

PWM Pin	Controlling Register Bits
PWM_A	DISMAP0[DIS0A] and DISMAP1[DIS1A]
PWM_B	DISMAP0[DIS0B] and DISMAP1[DIS1B]
PWM_X	DISMAP0[DIS0X] and DISMAP1[DIS1X]

### 27.4.2.12.1 Fault Pin Filter

Each fault pin has a programmable filter that can be bypassed. The sampling period of the filter can be adjusted with `FFILT[FILT_PER]`. The number of consecutive samples that must agree before an input transition is recognized can be adjusted using `FFILT[FILT_CNT]`. Setting `FFILT[FILT_PER]` to all 0 disables the input filter for a given `FAULTx` pin.

Upon detecting a logic 0 on the filtered `FAULTx` pin (or a logic 1 if `FCTRL[FLVLx]` is set), the corresponding `FSTS[FFPINx]` and fault flag, `FSTS[FFLAGx]`, bits are set. `FSTS[FFPINx]` remains set as long as the filtered `FAULTx` pin is zero. Clear `FSTS[FFLAGx]` by writing a logic 1 to `FSTS[FFLAGx]`.

If the `FIEx`, `FAULTx` pin interrupt enable bit is set, `FSTS[FFLAGx]` generates a CPU interrupt request. The interrupt request latch remains set until:


- Software clears `FSTS[FFLAGx]` by writing a logic one to the bit
- Software clears the `FIEx` bit by writing a logic zero to it
- A reset occurs

Even with the filter enabled, there is a combinational path from the `FAULTx` inputs to the PWM pins. This logic is also capable of holding a fault condition in the event of loss of clock to the PWM module.

### 27.4.2.12.2 Automatic Fault Clearing

Setting an automatic clearing mode bit, `FCTRL[FAUTOx]`, configures faults from the `FAULTx` pin for automatic clearing.

When `FCTRL[FAUTOx]` is set, disabled PWM pins are enabled when the `FAULTx` pin returns to logic one and a new PWM full or half cycle begins. See the following figure. If `FSTS[FFULLx]` is set, then the disabled PWM pins are enabled at the start of a full cycle. If `FSTS[FHALFx]` is set, then the disabled PWM pins are enabled at the start of a half cycle. Clearing `FSTS[FFLAGx]` does not affect disabled PWM pins when `FCTRL[FAUTOx]` is set.




**Figure 27-265. Automatic Fault Clearing**

### 27.4.2.12.3 Manual Fault Clearing


Clearing the automatic clearing mode bit, FCTRL[FAUTOx], configures faults from the FAULTx pin for manual clearing:

- If the fault safety mode bits, FCTRL[FSAFEx], are clear, then PWM pins disabled by the FAULTx pins are enabled when:
  - Software clears the corresponding FSTS[FFLAGx] flag
  - The pins are enabled when the next PWM full or half cycle begins regardless of the logic level detected by the filter at the FAULTx pin. See the first following figure. If FSTS[FFULLx] is set, then the disabled PWM pins are enabled at the start of a full cycle. If FSTS[FHALFx] is set, then the disabled PWM pins are enabled at the start of a half cycle.
- If the fault safety mode bits, FCTRL[FSAFEx], are set, then PWM pins disabled by the FAULTx pins are enabled when:
  - Software clears the corresponding FSTS[FFLAGx] flag
  - The filter detects a logic one on the FAULTx pin at the start of the next PWM full or half cycle boundary. See the second following figure. If FSTS[FFULLx] is set, then the disabled PWM pins are enabled at the start of a full cycle. If FSTS[FHALFx] is set, then the disabled PWM pins are enabled at the start of a half cycle.





**Figure 27-266. Manual Fault Clearing (FCTRL[FSAFE]=0)**



**Figure 27-267. Manual Fault Clearing (FCTRL[FSAFE]=1)**

### Note

Fault protection also applies during software output control when the SEL23 and SEL45 fields are set to select OUT23 and OUT45 bits or PWM\_EXT\_A and PWM\_EXT\_B. Fault clearing still occurs at half PWM cycle boundaries while the PWM generator is engaged, MCTRL[RUN] equals one. But the OUTx bits can control the PWM pins while the PWM generator is off, MCTRL[RUN] equals zero. Thus, fault clearing occurs at IPBus cycles while the PWM generator is off and at the start of PWM cycles when the generator is engaged.

#### 27.4.2.12.4 Fault Testing

FTST[FTEST] is used to simulate a fault condition on each of the fault inputs within that fault channel.

### 27.4.3 PWM Generator Loading

### 27.4.3.1 Load Enable

MCTRL[LDOK] enables loading of the following PWM generator parameters:

- The prescaler divisor—from CTRL[PRSC]
- The PWM period and pulse width—from the INIT and VALx registers

MCTRL[LDOK] allows software to finish calculating all of these PWM parameters so they can be synchronously updated. The CTRL[PRSC], INIT, and VALx registers are loaded by software into a set of outer buffers. When MCTRL[LDOK] is set, these values are transferred to an inner set of registers at the beginning of the next PWM reload cycle to be used by the PWM generator. These values can be transferred to the inner set of registers immediately upon setting MCTRL[LDOK] if CTRL[LDMOD] is set. Set MCTRL[LDOK] by reading it when it is a logic zero and then writing a logic one to it. After loading, MCTRL[LDOK] is automatically cleared.

### 27.4.3.2 Load Frequency

CTRL[LDFQ] selects an integral loading frequency of one to 16 PWM reload opportunities. CTRL[LDFQ] takes effect at every PWM reload opportunity, regardless the state of MCTRL[LDOK]. CTRL[HALF] and CTRL[FULL] control reload timing. If CTRL[FULL] is set, a reload opportunity occurs at the end of every PWM cycle when the count equals VAL1. If CTRL[HALF] is set, a reload opportunity occurs at the half cycle when the count equals VAL0. If both CTRL[HALF] and CTRL[FULL] are set, a reload opportunity occurs twice per PWM cycle when the count equals VAL1 and when it equals VAL0.







Figure 27-268. Full Cycle Reload Frequency Change


**Figure 27-269. Half Cycle Reload Frequency Change**

**Figure 27-270. Full and Half Cycle Reload Frequency Change**

### 27.4.3.3 Reload Flag

At every reload opportunity the PWM Reload Flag (STS[RF]) is set. Setting STS[RF] happens even if an actual reload is prevented by MCTRL[LDOK]. If the PWM reload interrupt enable bit, INTEN[RIE], is set, the STS[RF] flag generates CPU interrupt requests allowing software to calculate new PWM parameters in real time. When INTEN[RIE] is not set, reloads still occur at the selected reload rate without generating CPU interrupt requests.


**Figure 27-271. PWMF Reload Interrupt Request**

### 27.4.3.4 Reload Errors

Whenever one of the VAL<sub>x</sub>, FRACVAL<sub>x</sub>, or CTRL[PRSC] registers is updated, the STS[RUF] flag is set to indicate that the data is not coherent. STS[RUF] will be cleared by a successful reload which consists of the reload signal while MCTRL[LDOK] is set. If STS[RUF] is set and MCTRL[LDOK] is clear when the reload signal occurs, a reload error has taken place and STS[REF] is set. If STS[RUF] is clear when a reload signal asserts, then the data is coherent and no error will be flagged.

### 27.4.3.5 Initialization

Initialize all registers and set MCTRL[LDOK] before setting MCTRL[RUN].

#### Note

Even if MCTRL[LDOK] is not set, setting MCTRL[RUN] also sets the STS[RF] flag. To prevent a CPU interrupt request, clear INTEN[RIE] before setting MCTRL[RUN].

The PWM generator uses the last values loaded if MCTRL[RUN] is cleared and then set while MCTRL[LDOK] equals zero.

When MCTRL[RUN] is cleared:

- The STS[RF] flag and pending CPU interrupt requests are not cleared
- All fault circuitry remains active
- Software/external output control remains active
- Deadtime insertion continues during software/external output control

## 27.5 Resets

All PWM registers are reset to their default values upon any system reset.

The reset forces all registers to their reset states and tri-states the PWM outputs.

## 27.6 Interrupts

Each of the submodules within the eFlexPWM module can generate an interrupt from several sources. The fault logic can also generate interrupts. The interrupt service routine (ISR) must check the related interrupt enables and interrupt flags to determine the actual cause of the interrupt.

**Table 27-240. Interrupt Summary**

Core Interrupt	Interrupt Flag	Interrupt Enable	Name	Description
PWM_CMP0	SM0STS[CMPIE]	SM0INTEN[CMPIE]	Submodule 0 compare interrupt	Compare event has occurred
PWM_CAP0	SM0STS[CFA1], SM0STS[CFA0], SM0STS[CFB1], SM0STS[CFB0], SM0STS[CFX1], SM0STS[CFX0]	SM0INTEN[CFA1IE], SM0INTEN[CFA0IE], SM0INTEN[CFB1IE], SM0INTEN[CFB0IE], SM0INTEN[CFX1IE], SM0INTEN[CFX0IE]	Submodule 0 input capture interrupt	Input capture event has occurred
PWM_RELOAD0	SM0STS[RF]	SM0INTEN[RIE]	Submodule 0 reload interrupt	Reload event has occurred
PWM_CMP1	SM1STS[CMPIE]	SM1INTEN[CMPIE]	Submodule 1 compare interrupt	Compare event has occurred
PWM_CAP1	SM1STS[CFA1], SM1STS[CFA0], SM1STS[CFB1], SM1STS[CFB0], SM1STS[CFX1], SM1STS[CFX0]	SM1INTEN[CFA1IE], SM1INTEN[CFA0IE], SM1INTEN[CFB1IE], SM1INTEN[CFB0IE], SM1INTEN[CFX1IE], SM1INTEN[CFX0IE]	Submodule 1 input capture interrupt	Input capture event has occurred
PWM_RELOAD1	SM1STS[RF]	SM1INTEN[RIE]	Submodule 1 reload interrupt	Reload event has occurred
PWM_CMP2	SM2STS[CMPIE]	SM2INTEN[CMPIE]	Submodule 2 compare interrupt	Compare event has occurred
PWM_CAP2	SM2STS[CFA1], SM2STS[CFA0], SM2STS[CFB1], SM2STS[CFB0], SM2STS[CFX1], SM2STS[CFX0]	SM2INTEN[CFA1IE], SM2INTEN[CFA0IE], SM2INTEN[CFB1IE], SM2INTEN[CFB0IE], SM2INTEN[CFX1IE], SM2INTEN[CFX0IE]	Submodule 2 input capture interrupt	Input capture event has occurred
PWM_RELOAD2	SM2STS[RF]	SM2INTEN[RIE]	Submodule 2 reload interrupt	Reload event has occurred
PWM_CMP3	SM3STS[CMPIE]	SM3INTEN[CMPIE]	Submodule 3 compare interrupt	Compare event has occurred

*Table continues on the next page...*

**Table 27-240. Interrupt Summary (continued)**

Core Interrupt	Interrupt Flag	Interrupt Enable	Name	Description
PWM_CAP3	SM3STS[CFA1], SM3STS[CFA0], SM3STS[CFB1], SM3STS[CFB0], SM3STS[CFX1], SM3STS[CFX0]	SM3INTEN[CFA1IE], SM3INTEN[CFA0IE], SM3INTEN[CFB1IE], SM3INTEN[CFB0IE], SM3INTEN[CFX1IE], SM3INTEN[CFX0IE]	Submodule 3 input capture interrupt	Input capture event has occurred
PWM_RELOAD3	SM3STS[RF]	SM3INTEN[RIE]	Submodule 3 reload interrupt	Reload event has occurred
PWM_RERR	SM0STS[REF]	SM0INTEN[REIE]	Submodule 0 reload error interrupt	Reload error has occurred
	SM1STS[REF]	SM1INTEN[REIE]	Submodule 1 reload error interrupt	
	SM2STS[REF]	SM2INTEN[REIE]	Submodule 2 reload error interrupt	
	SM3STS[REF]	SM3INTEN[REIE]	Submodule 3 reload error interrupt	
PWM_FAULT	FSTS0[FFLAG], FSTS1[FFLAG]	FCTRL0[FIE], FCTRL1[FIE]	Fault input interrupt	Fault condition has been detected

## 27.7 DMA

Each submodule can request a DMA read access for its capture FIFOs and a DMA write request for its double buffered VALx registers.

**Table 27-241. DMA Summary**

DMA Request	DMA Enable	Name	Description
Submodule 0 read request	SM0DMAEN[CX0DE]	SM0 Capture FIFO X0 read request	SM0CVAL0 contains a value to be read
	SM0DMAEN[CX1DE]	SM0 Capture FIFO X1 read request	SM0CVAL1 contains a value to be read
	SM0DMAEN[CA0DE]	SM0 Capture FIFO A0 read request	SM0CVAL2 contains a value to be read
	SM0DMAEN[CA1DE]	SM0 Capture FIFO A1 read request	SM0CVAL3 contains a value to be read
	SM0DMAEN[CB0DE]	SM0 Capture FIFO B0 read request	SM0CVAL4 contains a value to be read
	SM0DMAEN[CB1DE]	SM0 Capture FIFO B1 read request	SM0CVAL5 contains a value to be read
	SM0DMAEN[CAPTDE]	SM0 Capture FIFO read request source select	Selects source of submodule0 read DMA request

*Table continues on the next page...*

**Table 27-241. DMA Summary (continued)**

DMA Request	DMA Enable	Name	Description
Submodule 0 write request	SM0DMAEN[VALDE]	SM0VALx write request	SM0VALx registers need to be updated
Submodule 1 read request	SM1DMAEN[CX0DE]	SM1 Capture FIFO X0 read request	SM1CVAL0 contains a value to be read
	SM1DMAEN[CX1DE]	SM1 Capture FIFO X1 read request	SM1CVAL1 contains a value to be read
	SM1DMAEN[CA0DE]	SM1 Capture FIFO A0 read request	SM1CVAL2 contains a value to be read
	SM1DMAEN[CA1DE]	SM1 Capture FIFO A1 read request	SM1CVAL3 contains a value to be read
	SM1DMAEN[CB0DE]	SM1 Capture FIFO B0 read request	SM1CVAL4 contains a value to be read
	SM1DMAEN[CB1DE]	SM1 Capture FIFO B1 read request	SM1CVAL5 contains a value to be read
	SM1DMAEN[CAPTDE]	SM1 Capture FIFO read request source select	Selects source of submodule1 read DMA request
Submodule 1 write request	SM1DMAEN[VALDE]	SM1VALx write request	SM1VALx registers need to be updated
Submodule 2 read request	SM2DMAEN[CX0DE]	SM2 Capture FIFO X0 read request	SM2CVAL0 contains a value to be read
	SM2DMAEN[CX1DE]	SM2 Capture FIFO X1 read request	SM2CVAL1 contains a value to be read
	SM2DMAEN[CA0DE]	SM2 Capture FIFO A0 read request	SM2CVAL2 contains a value to be read
	SM2DMAEN[CA1DE]	SM2 Capture FIFO A1 read request	SM2CVAL3 contains a value to be read
	SM2DMAEN[CB0DE]	SM2 Capture FIFO B0 read request	SM2CVAL4 contains a value to be read
	SM2DMAEN[CB1DE]	SM2 Capture FIFO B1 read request	SM2CVAL5 contains a value to be read
	SM2DMAEN[CAPTDE]	SM2 Capture FIFO read request source select	Selects source of submodule2 read DMA request
Submodule 2 write request	SM2DMAEN[VALDE]	SM2VALx write request	SM2VALx registers need to be updated

Table continues on the next page...

**Table 27-241. DMA Summary (continued)**

DMA Request	DMA Enable	Name	Description
Submodule 3 read request	SM3DMAEN[CX0DE]	SM3 Capture FIFO X0 read request	SM3CVAL0 contains a value to be read
	SM3DMAEN[CX1DE]	SM3 Capture FIFO X1 read request	SM3CVAL1 contains a value to be read
	SM3DMAEN[CA0DE]	SM3 Capture FIFO A0 read request	SM3CVAL2 contains a value to be read
	SM3DMAEN[CA1DE]	SM3 Capture FIFO A1 read request	SM3CVAL3 contains a value to be read
	SM3DMAEN[CB0DE]	SM3 Capture FIFO B0 read request	SM3CVAL4 contains a value to be read
	SM3DMAEN[CB1DE]	SM3 Capture FIFO B1 read request	SM3CVAL5 contains a value to be read
	SM3DMAEN[CAPTDE]	SM3 Capture FIFO read request source select	Selects source of submodule3 read DMA request
Submodule 3 write request	SM3DMAEN[VALDE]	SM3VALx write request	SM3VALx registers need to be updated



## Chapter 28

# Quad Timer (TMR)

### 28.1 Overview

Each timer module (TMR) contains four identical counter/timer groups. Each 16-bit counter/timer group contains a prescaler, a counter, a load register, a hold register, a capture register, two compare registers, two status and control registers, and one control register. All of the registers except the prescaler are read/writable.

#### NOTE

This document uses the terms "Timer" and "Counter" interchangeably because the counter/timers may perform either or both tasks.

The load register provides the initialization value to the counter when the counter's terminal value has been reached.

The hold register captures the counter's value when other counters are being read. This feature supports the reading of cascaded counters.

The capture register enables an external signal to take a "snap shot" of the counter's current value.

The COMP1 and COMP2 registers provide the values to which the counter is compared. If a match occurs, the OFLAG (TMR Output signal) can be set, cleared, or toggled. At match time, an interrupt is generated if enabled, and the new compare value is loaded into the COMP1 or COMP2 registers from CMPLD1 and CMPLD2 if enabled.

The prescaler provides different time bases useful for clocking the counter/timer.

The counter provides the ability to count internal or external events.

Within a timer module (set of four timer/counters), the input pins are shareable.

## 28.2 Features

The TMR module design includes these distinctive features:

- Four 16-bit counters/timers
- Count up/down
- Counters are cascadable
- Programmable count modulo
- Max count rate equals peripheral clock/2 for external clocks
- Max count rate equals peripheral clock for internal clocks
- Count once or repeatedly
- Counters are preloadable
- Compare registers are preloadable (available with compare load feature)
- Counters can share available input pins
- Separate prescaler for each counter
- Each counter has capture and compare capability
- Programmable operation during debug mode
- Inputs may act as fault inputs
- Programmable input filter
- Counting start can be synchronized across counters

## 28.3 Modes of Operation

The TMR module design operates in only a single mode of operation: Functional Mode. The various counting modes are detailed in the Functional Description.

## 28.4 Block Diagram

Each of the timer/counter groups within the quad-timer are shown in this figure.




Figure 28-1. Quad Timer Block Diagram

## 28.5 Memory Map and Registers

The address of a register is the sum of a base address and an address offset. The base address is defined at the chip level and the address offset is defined at the module level. Make certain to check which quad timer is available on the chip being used, and which timer channels have external I/O.

### TMR memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E140	Timer Channel Compare Register 1 (TMR_0_COMP1)	16	R/W	0000h	<a href="#">28.5.1/649</a>
E141	Timer Channel Compare Register 2 (TMR_0_COMP2)	16	R/W	0000h	<a href="#">28.5.2/650</a>
E142	Timer Channel Capture Register (TMR_0_CAPT)	16	R/W	0000h	<a href="#">28.5.3/650</a>
E143	Timer Channel Load Register (TMR_0_LOAD)	16	R/W	0000h	<a href="#">28.5.4/650</a>
E144	Timer Channel Hold Register (TMR_0_HOLD)	16	R/W	0000h	<a href="#">28.5.5/651</a>
E145	Timer Channel Counter Register (TMR_0_CNTR)	16	R/W	0000h	<a href="#">28.5.6/651</a>
E146	Timer Channel Control Register (TMR_0_CTRL)	16	R/W	0000h	<a href="#">28.5.7/651</a>
E147	Timer Channel Status and Control Register (TMR_0_SCTRL)	16	R/W	0000h	<a href="#">28.5.8/654</a>

Table continues on the next page...

**TMR memory map (continued)**

<b>Absolute address (hex)</b>	<b>Register name</b>	<b>Width (in bits)</b>	<b>Access</b>	<b>Reset value</b>	<b>Section/page</b>
E148	Timer Channel Comparator Load Register 1 (TMR_0_CMPLD1)	16	R/W	0000h	<a href="#">28.5.9/655</a>
E149	Timer Channel Comparator Load Register 2 (TMR_0_CMPLD2)	16	R/W	0000h	<a href="#">28.5.10/656</a>
E14A	Timer Channel Comparator Status and Control Register (TMR_0_CSCTRL)	16	R/W	0000h	<a href="#">28.5.11/656</a>
E14B	Timer Channel Input Filter Register (TMR_0_FILT)	16	R/W	0000h	<a href="#">28.5.12/658</a>
E14C	Timer Channel DMA Enable Register (TMR_0_DMA)	16	R/W	0000h	<a href="#">28.5.13/659</a>
E14F	Timer Channel Enable Register (TMR_0_ENBL)	16	R/W	000Fh	<a href="#">28.5.14/660</a>
E150	Timer Channel Compare Register 1 (TMR_1_COMP1)	16	R/W	0000h	<a href="#">28.5.1/649</a>
E151	Timer Channel Compare Register 2 (TMR_1_COMP2)	16	R/W	0000h	<a href="#">28.5.2/650</a>
E152	Timer Channel Capture Register (TMR_1_CAPT)	16	R/W	0000h	<a href="#">28.5.3/650</a>
E153	Timer Channel Load Register (TMR_1_LOAD)	16	R/W	0000h	<a href="#">28.5.4/650</a>
E154	Timer Channel Hold Register (TMR_1_HOLD)	16	R/W	0000h	<a href="#">28.5.5/651</a>
E155	Timer Channel Counter Register (TMR_1_CNTR)	16	R/W	0000h	<a href="#">28.5.6/651</a>
E156	Timer Channel Control Register (TMR_1_CTRL)	16	R/W	0000h	<a href="#">28.5.7/651</a>
E157	Timer Channel Status and Control Register (TMR_1_SCTRL)	16	R/W	0000h	<a href="#">28.5.8/654</a>
E158	Timer Channel Comparator Load Register 1 (TMR_1_CMPLD1)	16	R/W	0000h	<a href="#">28.5.9/655</a>
E159	Timer Channel Comparator Load Register 2 (TMR_1_CMPLD2)	16	R/W	0000h	<a href="#">28.5.10/656</a>
E15A	Timer Channel Comparator Status and Control Register (TMR_1_CSCTRL)	16	R/W	0000h	<a href="#">28.5.11/656</a>
E15B	Timer Channel Input Filter Register (TMR_1_FILT)	16	R/W	0000h	<a href="#">28.5.12/658</a>
E15C	Timer Channel DMA Enable Register (TMR_1_DMA)	16	R/W	0000h	<a href="#">28.5.13/659</a>
E160	Timer Channel Compare Register 1 (TMR_2_COMP1)	16	R/W	0000h	<a href="#">28.5.1/649</a>
E161	Timer Channel Compare Register 2 (TMR_2_COMP2)	16	R/W	0000h	<a href="#">28.5.2/650</a>
E162	Timer Channel Capture Register (TMR_2_CAPT)	16	R/W	0000h	<a href="#">28.5.3/650</a>
E163	Timer Channel Load Register (TMR_2_LOAD)	16	R/W	0000h	<a href="#">28.5.4/650</a>
E164	Timer Channel Hold Register (TMR_2_HOLD)	16	R/W	0000h	<a href="#">28.5.5/651</a>
E165	Timer Channel Counter Register (TMR_2_CNTR)	16	R/W	0000h	<a href="#">28.5.6/651</a>
E166	Timer Channel Control Register (TMR_2_CTRL)	16	R/W	0000h	<a href="#">28.5.7/651</a>
E167	Timer Channel Status and Control Register (TMR_2_SCTRL)	16	R/W	0000h	<a href="#">28.5.8/654</a>
E168	Timer Channel Comparator Load Register 1 (TMR_2_CMPLD1)	16	R/W	0000h	<a href="#">28.5.9/655</a>

*Table continues on the next page...*

**TMR memory map (continued)**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E169	Timer Channel Comparator Load Register 2 (TMR_2_CMPLD2)	16	R/W	0000h	<a href="#">28.5.10/656</a>
E16A	Timer Channel Comparator Status and Control Register (TMR_2_CSCTRL)	16	R/W	0000h	<a href="#">28.5.11/656</a>
E16B	Timer Channel Input Filter Register (TMR_2_FILT)	16	R/W	0000h	<a href="#">28.5.12/658</a>
E16C	Timer Channel DMA Enable Register (TMR_2_DMA)	16	R/W	0000h	<a href="#">28.5.13/659</a>
E170	Timer Channel Compare Register 1 (TMR_3_COMP1)	16	R/W	0000h	<a href="#">28.5.1/649</a>
E171	Timer Channel Compare Register 2 (TMR_3_COMP2)	16	R/W	0000h	<a href="#">28.5.2/650</a>
E172	Timer Channel Capture Register (TMR_3_CAPT)	16	R/W	0000h	<a href="#">28.5.3/650</a>
E173	Timer Channel Load Register (TMR_3_LOAD)	16	R/W	0000h	<a href="#">28.5.4/650</a>
E174	Timer Channel Hold Register (TMR_3_HOLD)	16	R/W	0000h	<a href="#">28.5.5/651</a>
E175	Timer Channel Counter Register (TMR_3_CNTR)	16	R/W	0000h	<a href="#">28.5.6/651</a>
E176	Timer Channel Control Register (TMR_3_CTRL)	16	R/W	0000h	<a href="#">28.5.7/651</a>
E177	Timer Channel Status and Control Register (TMR_3_SCTRL)	16	R/W	0000h	<a href="#">28.5.8/654</a>
E178	Timer Channel Comparator Load Register 1 (TMR_3_CMPLD1)	16	R/W	0000h	<a href="#">28.5.9/655</a>
E179	Timer Channel Comparator Load Register 2 (TMR_3_CMPLD2)	16	R/W	0000h	<a href="#">28.5.10/656</a>
E17A	Timer Channel Comparator Status and Control Register (TMR_3_CSCTRL)	16	R/W	0000h	<a href="#">28.5.11/656</a>
E17B	Timer Channel Input Filter Register (TMR_3_FILT)	16	R/W	0000h	<a href="#">28.5.12/658</a>
E17C	Timer Channel DMA Enable Register (TMR_3_DMA)	16	R/W	0000h	<a href="#">28.5.13/659</a>

### 28.5.1 Timer Channel Compare Register 1 (TMR\_nCOMP1)

Address: E140h base + 0h offset + (16d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	COMPARISON_1															
Write	COMPARISON_1															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### TMR\_nCOMP1 field descriptions

Field	Description
15–0 COMPARISON_1	Comparison Value 1 This read/write register stores the value used for comparison with the counter value in count up mode.

## 28.5.2 Timer Channel Compare Register 2 (TMR\_nCOMP2)

Address: E140h base + 1h offset + (16d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0	
Read	COMPARISON_2																	
Write	COMPARISON_2																	
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0

### TMR\_nCOMP2 field descriptions

Field	Description
15–0 COMPARISON_2	Comparison Value 2 This read/write register stores the value used for comparison with the counter value in count down mode or alternating compare mode.

## 28.5.3 Timer Channel Capture Register (TMR\_nCAPT)

Address: E140h base + 2h offset + (16d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0	
Read	CAPTURE																	
Write	CAPTURE																	
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0

### TMR\_nCAPT field descriptions

Field	Description
15–0 CAPTURE	Capture Value This read/write register stores the value captured from the counter.

## 28.5.4 Timer Channel Load Register (TMR\_nLOAD)

Address: E140h base + 3h offset + (16d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0	
Read	LOAD																	
Write	LOAD																	
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0

### TMR\_nLOAD field descriptions

Field	Description
15–0 LOAD	Timer Load Register This read/write register stores the value used to initialize the counter after counter compare.

## 28.5.5 Timer Channel Hold Register (TMR\_nHOLD)

Address: E140h base + 4h offset + (16d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	HOLD															
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### TMR\_nHOLD field descriptions

Field	Description
15–0 HOLD	This read/write register stores the counter's values of specific channels whenever any of the four counters within a module is read.

## 28.5.6 Timer Channel Counter Register (TMR\_nCNTR)

Address: E140h base + 5h offset + (16d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	COUNTER															
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### TMR\_nCNTR field descriptions

Field	Description
15–0 COUNTER	This read/write register is the counter for the corresponding channel in a timer module.

## 28.5.7 Timer Channel Control Register (TMR\_nCTRL)

Address: E140h base + 6h offset + (16d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	
Read	CM				PCS				SCS
Write									
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
Read	SCS	ONCE	LENGTH	DIR	COINIT	OUTMODE			
Write									
Reset	0	0	0	0	0	0	0	0	

### TMR\_nCTRL field descriptions

Field	Description
15–13 CM	Count Mode These bits control the basic counting and behavior of the counter.

*Table continues on the next page...*

### TMR\_nCTRL field descriptions (continued)

Field	Description
	000 No operation 001 Count rising edges of primary source <sup>1</sup> 010 Count rising and falling edges of primary source <sup>2</sup> 011 Count rising edges of primary source while secondary input high active 100 Quadrature count mode, uses primary and secondary sources 101 Count rising edges of primary source; secondary source specifies direction <sup>3</sup> 110 Edge of secondary source triggers primary count until compare 111 Cascaded counter mode (up/down) <sup>4</sup>
12–9 PCS	Primary Count Source These bits select the primary count source. <b>NOTE:</b> A timer selecting its own output for input is not a legal choice. The result is no counting. 0000 Counter 0 input pin 0001 Counter 1 input pin 0010 Counter 2 input pin 0011 Counter 3 input pin 0100 Counter 0 output 0101 Counter 1 output 0110 Counter 2 output 0111 Counter 3 output 1000 IP bus clock divide by 1 prescaler 1001 IP bus clock divide by 2 prescaler 1010 IP bus clock divide by 4 prescaler 1011 IP bus clock divide by 8 prescaler 1100 IP bus clock divide by 16 prescaler 1101 IP bus clock divide by 32 prescaler 1110 IP bus clock divide by 64 prescaler 1111 IP bus clock divide by 128 prescaler
8–7 SCS	Secondary Count Source These bits identify the external input pin to be used as a count command or timer command. The selected input can trigger the timer to capture the current value of CNTR . The selected input can also be used to specify the count direction. The selected signal can also be used as a fault input when CSCTRL[FAULT] is set. The polarity of the signal can be inverted by SCTRL[IPS]. 00 Counter 0 input pin 01 Counter 1 input pin 10 Counter 2 input pin 11 Counter 3 input pin
6 ONCE	Count Once This bit selects continuous or one shot counting mode. 0 Count repeatedly. 1 Count until compare and then stop. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode \$4 is used, the counter re-initializes after reaching the COMP1 value, continues to count to the COMP2 value, and then stops.

Table continues on the next page...



**TMR\_nCTRL field descriptions (continued)**

Field	Description
5 LENGTH	<p>Count Length</p> <p>This bit determines whether the counter:</p> <ul style="list-style-type: none"> <li>counts to the compare value and then re-initializes itself to the value specified in the LOAD (or CMPLD2) register, or</li> <li>continues counting past the compare value to the binary roll over.</li> </ul> <p>0 Count until roll over at \$FFFF and continue from \$0000.</p> <p>1 Count until compare, then re-initialize. If counting up, a successful compare occurs when the counter reaches a COMP1 value. If counting down, a successful compare occurs when the counter reaches a COMP2 value. When output mode \$4 is used, alternating values of COMP1 and COMP2 are used to generate successful comparisons. For example, the counter counts until a COMP1 value is reached, re-initializes, counts until COMP2 value is reached, re-initializes, counts until COMP1 value is reached, and so on.</p>
4 DIR	<p>Count Direction</p> <p>This bit selects either the normal count direction up, or the reverse direction, down.</p> <p>0 Count up.</p> <p>1 Count down.</p>
3 COINIT	<p>Co-Channel Initialization</p> <p>This bit enables another counter/timer within the module to force the re-initialization of this counter/timer when it has an active compare event.</p> <p>0 Co-channel counter/timers cannot force a re-initialization of this counter/timer</p> <p>1 Co-channel counter/timers may force a re-initialization of this counter/timer</p>
2-0 OUTMODE	<p>Output Mode</p> <p>These bits determine the mode of operation for the OFLAG output signal.</p> <p>000 Asserted while counter is active</p> <p>001 Clear OFLAG output on successful compare</p> <p>010 Set OFLAG output on successful compare</p> <p>011 Toggle OFLAG output on successful compare</p> <p>100 Toggle OFLAG output using alternating compare registers</p> <p>101 Set on compare, cleared on secondary source input edge</p> <p>110 Set on compare, cleared on counter rollover</p> <p>111 Enable gated clock output while counter is active</p>

1. Rising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1. If the primary count source is IP bus clock divide by 1, only rising edges are counted regardless of the value of SCTRL[IPS].
2. IP bus clock divide by 1 cannot be used as a primary count source in edge count mode.
3. Rising edges are counted only when SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1.
4. The primary count source must be set to one of the counter outputs.

## 28.5.8 Timer Channel Status and Control Register (TMR\_nSCTRL)

Address: E140h base + 7h offset + (16d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8
Read	TCF	TCFIE	TOF	TOFIE	IEF	IEFIE	IPS	INPUT
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	CAPTURE_MODE		MSTR	EEOF	VAL	0	OPS	OEN
Write						FORCE		
Reset	0	0	0	0	0	0	0	0

### TMR\_nSCTRL field descriptions

Field	Description
15 TCF	Timer Compare Flag This bit is set when a successful compare occurs. This bit is cleared by writing a zero to this bit location.
14 TCFIE	Timer Compare Flag Interrupt Enable This bit (when set) enables interrupts when TCF is set.
13 TOF	Timer Overflow Flag This bit is set when the counter rolls over its maximum value \$FFFF or \$0000 (depending on count direction). This bit is cleared by writing a zero to this bit location.
12 TOFIE	Timer Overflow Flag Interrupt Enable This bit (when set) enables interrupts when TOF is set.
11 IEF	Input Edge Flag This bit is set when CAPTMODE is enabled and a proper input transition occurs (on an input selected as a secondary count source) while the count mode does not equal 000. This bit is cleared by writing a zero to this bit position. This bit can also be cleared automatically by a read of CAPT when DMA[IEFDE] is set. <b>NOTE:</b> Setting the input polarity select bit (IPS) changes the edge to be detected. Also, the control register's secondary count source determines which external input pin is monitored by the detection circuitry.
10 IEFIE	Input Edge Flag Interrupt Enable This bit (when set) enables interrupts when IEF is set. <b>Restriction:</b> Do not set both this bit and DMA[IEFDE].
9 IPS	Input Polarity Select This bit (when set) inverts the input signal polarity.
8 INPUT	External Input Signal This read-only bit reflects the current state of the external input pin selected via the secondary count source after application of IPS and filtering.

Table continues on the next page...

**TMR\_nSCTRL field descriptions (continued)**

Field	Description
7-6 CAPTURE_ MODE	<p>Input Capture Mode</p> <p>These bits specify the operation of the capture register as well as the operation of the input edge flag. The input source is the secondary count source.</p> <p>00 Capture function is disabled            01 Load capture register on rising edge (when IPS=0) or falling edge (when IPS=1) of input            10 Load capture register on falling edge (when IPS=0) or rising edge (when IPS=1) of input            11 Load capture register on both edges of input</p>
5 MSTR	<p>Master Mode</p> <p>This bit (when set) enables the compare function's output to be broadcasted to the other counters/timers in the module. This signal then can be used to re-initialize the other counters and/or force their OFLAG signal outputs.</p>
4 EEOF	<p>Enable External OFLAG Force</p> <p>This bit (when set) enables the compare from another counter/timer within the same module to force the state of this counter's OFLAG output signal.</p>
3 VAL	<p>Forced OFLAG Value</p> <p>This bit determines the value of the OFLAG output signal when software triggers a FORCE command.</p>
2 FORCE	<p>Force OFLAG Output</p> <p>This write only bit forces the current value of VAL to be written to the OFLAG output. This bit always reads as a zero. VAL and FORCE can be written simultaneously in a single write operation. Write to FORCE only if the counter is disabled. Setting this bit while the counter is enabled may yield unpredictable results.</p>
1 OPS	<p>Output Polarity Select</p> <p>This bit determines the polarity of the OFLAG output signal.</p> <p>0 True polarity.            1 Inverted polarity.</p>
0 OEN	<p>Output Enable</p> <p>This bit determines the direction of the external pin.</p> <p>0 The external pin is configured as an input.            1 The OFLAG output signal is driven on the external pin. Other timer groups using this external pin as their input see the driven value. The polarity of the signal is determined by OPS.</p>

**28.5.9 Timer Channel Comparator Load Register 1 (TMR\_nCMPLD1)**

Address: E140h base + 8h offset + (16d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	COMPARATOR_LOAD_1															
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### TMR\_nCMPLD1 field descriptions

Field	Description
15–0 COMPARATOR_LOAD_1	This read/write register is the comparator 1 preload value for the COMP1 register for the corresponding channel in a timer module.

## 28.5.10 Timer Channel Comparator Load Register 2 (TMR\_nCMPLD2)

Address: E140h base + 9h offset + (16d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	COMPARATOR_LOAD_2															
Write	COMPARATOR_LOAD_2															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### TMR\_nCMPLD2 field descriptions

Field	Description
15–0 COMPARATOR_LOAD_2	This read/write register is the comparator 2 preload value for the COMP2 register for the corresponding channel in a timer module.

## 28.5.11 Timer Channel Comparator Status and Control Register (TMR\_nCSCTRL)

Address: E140h base + Ah offset + (16d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8
Read	DBG_EN		FAULT	ALT_LOAD	ROC	TCI	UP	0
Write	DBG_EN		FAULT	ALT_LOAD	ROC	TCI		
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	TCF2EN	TCF1EN	TCF2	TCF1	CL2		CL1	
Write	TCF2EN	TCF1EN	TCF2	TCF1	CL2		CL1	
Reset	0	0	0	0	0	0	0	0

### TMR\_nCSCTRL field descriptions

Field	Description
15–14 DBG_EN	<p>Debug Actions Enable</p> <p>These bits allow the TMR module to perform certain actions in response to the chip entering debug mode.</p> <p>00 Continue with normal operation during debug mode. (default)</p> <p>01 Halt TMR counter during debug mode.</p>

Table continues on the next page...

**TMR\_nCSCTRL field descriptions (continued)**

Field	Description
	10 Force TMR output to logic 0 (prior to consideration of SCTRL[OPS]). 11 Both halt counter and force output to 0 during debug mode.
13 FAULT	Fault Enable  The selected secondary input acts as a fault signal so that the timer OFLAG is cleared when the secondary input is set. When the secondary input is used in this mode, there is no resynchronization of the input so that there is a combinational path to clear the OFLAG. Fault inputs less than two clock periods wide will not be latched. Latched faults will be cleared the next time that the counter logic sets the OFLAG.  0 Fault function disabled. 1 Fault function enabled.
12 ALT_LOAD	Alternative Load Enable  This bit allows for an alternative method for loading the counter during modulo counting. Normally, the counter can be loaded only with the value from the LOAD register. When this bit is set, the counter is loaded from the LOAD register when counting up and a match with COMP1 occurs, or the counter is loaded from the CMPLD2 register when counting down and a match with COMP2 occurs.  0 Counter can be re-initialized only with the LOAD register. 1 Counter can be re-initialized with the LOAD or CMPLD2 registers depending on count direction.
11 ROC	Reload on Capture  This bit enables the capture function to cause the counter to be reloaded from the LOAD register.  0 Do not reload the counter on a capture event. 1 Reload the counter on a capture event.
10 TCI	Triggered Count Initialization Control  This bit is used during triggered count mode, CTRL[CM] = 110, to enable the counter to be re-initialized when a second trigger occurs while the counter is still counting. Normally, the second trigger causes the counting to stop/pause until a third trigger occurs. With this bit set, a second trigger event causes the counter to re-initialize and continue counting.  0 Stop counter upon receiving a second trigger event while still counting from the first trigger event. 1 Reload the counter upon receiving a second trigger event while still counting from the first trigger event.
9 UP	Counting Direction Indicator  This read-only bit is used during quadrature count mode, CTRL[CM] = 100, to read the direction of the last count. CTRL[DIR] reverses the sense of this bit.  0 The last count was in the DOWN direction. 1 The last count was in the UP direction.
8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7 TCF2EN	Timer Compare 2 Interrupt Enable  An interrupt is issued when both this bit and TCF2 are set.
6 TCF1EN	Timer Compare 1 Interrupt Enable  An interrupt is issued when both this bit and TCF1 are set.

*Table continues on the next page...*

**TMR\_nCSCTRL field descriptions (continued)**

Field	Description
5 TCF2	Timer Compare 2 Interrupt Flag  When set, this bit indicates a successful comparison of the timer and the the COMP2 register has occurred. This bit is sticky, and will remain set until explicitly cleared by writing a zero to this bit location.
4 TCF1	Timer Compare 1 Interrupt Flag  When set, this bit indicates a successful comparison of the timer and the the COMP1 register has occurred. This bit is sticky, and will remain set until explicitly cleared by writing a zero to this bit location.
3–2 CL2	Compare Load Control 2  These bits control when COMP2 is preloaded with the value from CMPLD2.  00 Never preload 01 Load upon successful compare with the value in COMP1 10 Load upon successful compare with the value in COMP2 11 Reserved
1–0 CL1	Compare Load Control 1  These bits control when COMP1 is preloaded with the value from CMPLD1.  00 Never preload 01 Load upon successful compare with the value in COMP1 10 Load upon successful compare with the value in COMP2 11 Reserved

**28.5.12 Timer Channel Input Filter Register (TMR\_nFILT)**

The FILT register programs the values for the filtering of the corresponding input without regard for the fact that any timer channel can use the input as a count source.

Input filter considerations:

- Set the FILT\_PER value such that the sampling period is larger than the period of the expected noise. In this way, a noise spike will corrupt only one sample. Choose the FILT\_CNT value to reduce the probability that noisy samples cause an incorrect transition to be recognized. The probability of an incorrect transition is defined as the probability of an incorrect sample raised to the power of (FILT\_CNT + 3).
- The values of FILT\_PER and FILT\_CNT must also be balanced against the desire for minimal latency in recognizing input transitions. Turning on the input filter (setting FILT\_PER to a non-zero value) introduces a latency of (((FILT\_CNT + 3) x FILT\_PER) + 2) IP bus clock periods.

Address: E140h base + Bh offset + (16d x i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0					FILT_CNT			FILT_PER							
Write	0					0			0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### TMR\_nFILT field descriptions

Field	Description
15–11 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
10–8 FILT_CNT	Input Filter Sample Count  These bits represent the number of consecutive samples that must agree prior to the input filter accepting an input transition. A value of 0x0 represents 3 samples. A value of 0x7 represents 10 samples. The value of FILT_CNT affects the input latency.
7–0 FILT_PER	Input Filter Sample Period  These bits represent the sampling period (in IP bus clock cycles) of the TMR input signals. Each input is sampled multiple times at the rate specified by this field. If FILT_PER is 0x00 (default), then the input filter is bypassed. The value of FILT_PER affects the input latency.  When changing values for FILT_PER from one non-zero value to another non-zero value, write a value of zero first to clear the filter.

### 28.5.13 Timer Channel DMA Enable Register (TMR\_nDMA)

Address: E140h base + Ch offset + (16d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8
Read	0							
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	0					CMPLD2DE	CMPLD1DE	IEFDE
Write								
Reset	0	0	0	0	0	0	0	0

### TMR\_nDMA field descriptions

Field	Description
15–3 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
2 CMPLD2DE	Comparator Preload Register 2 DMA Enable  Setting this bit enables DMA write requests for CMPLD2 whenever data is transferred out of the CMPLD2 register into the CNTR or COMP2 registers.
1 CMPLD1DE	Comparator Preload Register 1 DMA Enable  Setting this bit enables DMA write requests for CMPLD1 whenever data is transferred out of the CMPLD1 register into the COMP1 register.
0 IEFDE	Input Edge Flag DMA Enable  Setting this bit enables DMA read requests for CAPT when SCTRL[IEF] is set.  <b>Restriction:</b> Do not set both this bit and SCTRL[IEFIE].

## 28.5.14 Timer Channel Enable Register (TMR\_nENBL)

Address: E140h base + Fh offset + (0d × i), where i=0d to 0d



**TMR\_nENBL field descriptions**

Field	Description
15–4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3–0 ENBL	<p>Timer Channel Enable</p> <p>These bits enable the prescaler (if it is being used) and counter in each channel. Multiple ENBL bits can be set at the same time to synchronize the start of separate counters. If an ENBL bit is set, then the corresponding channel starts its counter as soon as the CTRL[CM] field has a value other than 0. When an ENBL bit is clear, the corresponding counter maintains its current value.</p> <p>0 Timer channel is disabled. 1 Timer channel is enabled. (default)</p>

## 28.6 Functional Description

### 28.6.1 General

The counter/timer has two basic modes of operation: it can count internal or external events, or it can count an internal clock source while an external input signal is asserted, thus timing the width of the external input signal.

- The counter can count the rising, falling, or both edges of the selected input pin.
- The counter can decode and count quadrature encoded input signals.
- The counter can count up and down using dual inputs in a "count with direction" format.
- The counter's terminal count value (modulo) is programmable.
  - The value that is loaded into the counter after reaching its terminal count is programmable.



- The counter can count repeatedly, or it can stop after completing one count cycle.
- The counter can be programmed to count to a programmed value and then immediately reinitialize, or it can count through the compare value until the count "rolls over" to zero.

The external inputs to each counter/timer are shareable among each of the four counter/timers within the module. The external inputs can be used as:

- Count commands
- Timer commands
- They can trigger the current counter value to be "captured"
- They can be used to generate interrupt requests

The polarity of the external inputs are selectable.

The primary output of each timer/counter is the output signal OFLAG. The OFLAG output signal can be:

- Set, cleared, or toggled when the counter reaches the programmed value.
- The OFLAG output signal may be output to an external pin instead of having that pin serve as a timer input.
- The OFLAG output signal enables each counter to generate square waves, PWM, or pulse stream outputs.
- The polarity of the OFLAG output signal is selectable.

Any counter/timer can be assigned as a master. A master's compare signal can be broadcast to the other counter/timers within the module. The other counters can be configured to reinitialize their counters and/or force their OFLAG output signals to predetermined values when a master's counter/timer compare event occurs.

## 28.6.2 Usage of Compare Registers

The dual compare registers (COMP1 and COMP2) provide a bidirectional modulo count capability. The COMP1 register is used when the counter is *counting up*, and the COMP2 register is used when the counter is *counting down*. Alternating compare mode is the only exception.

The COMP1 register should be set to the desired maximum count value or FFFFh to indicate the maximum unsigned value prior to roll-over, and the COMP2 register should be set to the minimum count value or 0000h to indicate the minimum unsigned value prior to roll-under.

If CTRL[OUTMODE] is set to 100, the OFLAG will toggle while using alternating compare registers. In this variable frequency PWM mode, the COMP2 value defines the desired pulse width of the on time, and the COMP1 register defines the off time.

Use caution when changing COMP1 and COMP2 while the counter is active. If the counter has already passed the new value, it will count to FFFFh or 0000h, roll over, then begin counting toward the new value. The check is: Count=CMPx, *not* Count > COMP1 or Count < COMP2.

The use of the CMPLD1 and CMPLD2 registers to compare values will help to minimize this problem.


### 28.6.3 Usage of Compare Load Registers

The CMPLD1, CMPLD2, and CSCTRL registers offer a high degree of flexibility for loading compare registers with user-defined values on different compare events. To ensure correct functionality while using these registers we strongly suggest using the following method described in this section.

The purpose of the compare load feature is to allow quicker updating of the compare registers. In the past, a compare register could be updated using interrupts. However, because of the latency between an interrupt event occurring and the service of that interrupt, there was the possibility that the counter may have already counted past the new compare value by the time the compare register was updated by the interrupt service routine. The counter would then continue counting until it rolled over and reached the new compare value.

To address this, the compare registers are now updated in hardware in the same way the counter register is re-initialized to the value stored in the load register. The compare load feature allows the user to calculate new compare values and store them in to the comparator load registers. When a compare event occurs, the new compare values in the comparator load registers are written to the compare registers eliminating the use of software to do this.

The compare load feature is intended to be used in variable frequency PWM mode. The COMP1 register determines the pulse width for the logic low part of OFLAG and COMP2 determines the pulse width for the logic high part of OFLAG. The period of the waveform is determined by the COMP1 and COMP2 values and the frequency of the primary clock source. See the following figure.



**Figure 28-69. Variable PWM Waveform**

Should we desire to update the duty cycle or period of the above waveform, we would need to update the COMP1 and COMP2 values using the compare load feature.

### 28.6.4 Usage of the Capture Register

The capture register stores a copy of the counter's value when an input edge (positive, negative, or both) is detected. After a capture event occurs, no further updating of the capture register will occur until the SCTRL[IEF] (input edge flag) is cleared by writing a zero to the SCTRL[IEF].

### 28.6.5 Functional Modes

The selected external count signals are sampled at the TMR's base clock rate and then run through a transition detector. The maximum count rate is one-half of the TMR's base clock rate. Internal clock sources can be used to clock the counters at the TMR's base clock rate.

If a counter is programmed to count to a specific value and then stop, the CTRL[CM] field is cleared when the count terminates.

### 28.6.5.1 Stop Mode

If CTRL[CM] is set to '000', the counter is inert. No counting will occur. Stop mode will also disable the interrupts caused by input transitions on a selected input pin.

### 28.6.5.2 Count Mode

If CTRL[CM] is set to '001', the counter will count the rising edges of the selected clock source. This mode is useful for generating periodic interrupts for timing purposes, or counting external events such as "widgets" on a conveyor belt passing a sensor. If the selected input is inverted by setting SCTRL[IPS] (input polarity select), then the negative edge of the selected external input signal is counted.

#### Example: 28.6.5.2.1 Count Pulses from External Source

```

//      (See Processor Expert PulseAccumulator bean.)
//      This example uses TMRA1 to count pulse (actually counts rising edges of the pulse)
//      from an external source (TA3).
//
void Pulse_Init(void)
{
    /* TMRA1_CTRL: CM=0, PCS=3, SCS=0, ONCE=0, LENGTH=0, DIR=0, Co_INIT=0, OM=0 */
    setReg(TMRA1_CTRL, 0x0600);          /* Set up mode */
    /* TMRA1_SCTRL: TCF=0, TCFIE=0, TOF=0, TOFIE=0, IEF=0, IEFIE=0, IPS=0, INPUT=0,
    Capture_Mode=0, MSTR=0, EEOF=0, VAL=0, FORCE=0, OPS=0, OEN=0 */
    setReg(TMRA1_SCTRL, 0x00);
    setReg(TMRA1_CNTR, 0x00);           /* Reset counter register */
    setReg(TMRA1_LOAD, 0x00);          /* Reset load register */
    setRegBitGroup(TMRA1_CTRL, CM, 0x01); /* Run counter */
}

```

#### Example: 28.6.5.2.2 Generate Periodic Interrupt By Counting Internal Clocks

```

//      (See Processor Expert TimerInt bean.)
//      This example generates an interrupt every 100ms,
//      assuming the chip is operating at 60 MHz.
//
// It does this by using the IP_bus_clk divided by 128 as the counter clock source.
// The counter then counts to 46874 where it matches the COMP1 value.
// At that time an interrupt is generated, the counter is reloaded and
// the next COMP1 value is loaded from CMPLD1.
//
void TimerInt_Init(void)
{
    /* TMRA0_CTRL: CM=0, PCS=0, SCS=0, ONCE=0, LENGTH=1, DIR=0, Co_INIT=0, OM=0 */
    setReg(TMRA0_CTRL, 0x20);          /* Stop all functions of the timer */
    /* TMRA0_SCTRL: TCF=0, TCFIE=0, TOF=0, TOFIE=0, IEF=0, IEFIE=0, IPS=0, INPUT=0,
    Capture_Mode=0, MSTR=0, EEOF=0, VAL=0, FORCE=0, OPS=0, OEN=0 */
    setReg(TMRA0_SCTRL, 0x00);
    setReg(TMRA0_LOAD, 0x00);          /* Reset load register */
    setReg(TMRA0_COMP1, 46874);        /* Set up compare 1 register */
    setReg(TMRA0_CMPLD1, 46874);      /* Also set the compare preload register */
    /* TMRA0_CSCTRL: ??=0, ??=0, ??=0, ??=0, ??=0, ??=0, ??=0, ??=0, TCF2EN=0, TCF1EN=1,
    TCF2=0, TCF1=0, CL2=0, CL1=1 */
    setReg(TMRA0_CSCTRL, 0x41);        /* Enable compare 1 interrupt and */
                                        /* compare 1 preload */
    setRegBitGroup(TMRA0_CTRL, PCS, 0xF); /* Primary Count Source to IP_bus_clk / 128 */
    setReg(TMRA0_CNTR, 0x00);         /* Reset counter register */
    setRegBitGroup(TMRA0_CTRL, CM, 0x01); /* Run counter */
}
    
```

### 28.6.5.3 Edge-Count Mode

If CTRL[CM] is set to '010', the counter will count both edges of the selected external clock source. This mode is useful for counting the changes in the external environment, such as a simple encoder wheel.

#### Example: 28.6.5.3.1 Count Both Edges of External Source Signal

```

//      (See Processor Expert PulseAccumulator bean.)
//      This example uses TMRA1 to count pulse (actually counts rising edges of the pulse)
//      from an external source (TA3).
//
void Pulse_Init(void)
{
    /* TMRA1_CTRL: CM=0, PCS=3, SCS=0, ONCE=0, LENGTH=0, DIR=0, Co_INIT=0, OM=0 */
    setReg(TMRA1_CTRL, 0x0600);        /* Set up mode */
    /* TMRA1_SCTRL: TCF=0, TCFIE=0, TOF=0, TOFIE=0, IEF=0, IEFIE=0, IPS=0, INPUT=0,
    Capture_Mode=0, MSTR=0, EEOF=0, VAL=0, FORCE=0, OPS=0, OEN=0 */
    setReg(TMRA1_SCTRL, 0x00);
    setReg(TMRA1_CNTR, 0x00);          /* Reset counter register */
    setReg(TMRA1_LOAD, 0x00);          /* Reset load register */
    setRegBitGroup(TMRA1_CTRL, CM, 0x02); /* Run counter */
}
    
```

### 28.6.5.4 Gated-Count Mode

If CTRL[CM] is set to '011', the counter will count while the selected secondary input signal is high. This mode is used to time the duration of external events. If the selected input is inverted by setting SCTRL[IPS] (input polarity select), then the counter will count while the selected secondary input is low.

#### Example: 28.6.5.4.1 Capture Duration of External Pulse


```

//      (See Processor Expert PulseAccumulator bean.)
//      This example uses TMRA1 to determine the duration of an external pulse.
//
//      The IP_bus clock is used as the primary counter. If the duration of the
//      external pulse is longer than 0.001 seconds one of the other IP_bus clock
//      dividers can be used. If the pulse duration is longer than 0.128 seconds
//      an external clock source will have to be used as the primary clock source.
//
void Pulse1_Init(void)
{
    /* TMRA1_CTRL: CM=0, PCS=8, SCS=1, ONCE=0, LENGTH=0, DIR=0, Co_INIT=0, OM=0 */
    setReg(TMRA1_CTRL, 0x1080); /* Set up mode */
    /* TMRA1_SCTRL: TCF=0, TCFIE=0, TOF=0, TOFIE=0, IEF=0, IEFIE=0, IPS=0, INPUT=0,
    Capture_Mode=0, MSTR=0, EEOF=0, VAL=0, FORCE=0, OPS=0, OEN=0 */
    setReg(TMRA1_SCTRL, 0x00);
    setReg(TMRA1_CNTR, 0x00); /* Reset counter register */
    setReg(TMRA1_LOAD, 0x00); /* Reset load register */
    setRegBitGroup(TMRA1_CTRL, CM, 0x03); /* Run counter */
}
    
```

### 28.6.5.5 Quadrature-Count Mode

If CTRL[CM] is set to '100', the counter will decode the primary and secondary external inputs as quadrature encoded signals. Quadrature signals are usually generated by rotary or linear sensors used to monitor movement of motor shafts or mechanical equipment. The quadrature signals are square waves that are 90 degrees out of phase. The decoding of quadrature signal provides both count and direction information.

This figure shows a timing diagram illustrating the basic operation of a quadrature incremental position encoder.



**Figure 28-70. Quadrature Incremental Position Encoder**

### Example: 28.6.5.5.1 Quadrature Count Mode Example

```

//      (See Processor Expert PulseAccumulator bean.)
// This example uses TMRA0 for counting states of a quadrature position encoder.
//
// Timer input 0 is used as the primary count source (PHASEA).
// Timer input 1 is used as the secondary count source (PHASEB).
//
void Pulse_Init(void)
{
    /* TMRA0_CTRL: CM=0, PCS=0, SCS=1, ONCE=0, LENGTH=0, DIR=0, Co_INIT=0, OM=0 */
    setReg(TMRC0_CTRL, 0x80); /* Set up mode */
    /* TMRA0_SCTRL: TCF=0, TCFIE=0, TOF=0, TOFIE=0, IEF=0, IEFIE=0, IPS=0, INPUT=0,
    Capture_Mode=0, MSTR=0, EEOF=0, VAL=0, FORCE=0, OPS=0, OEN=0 */
    setReg(TMRA0_SCTRL, 0x00);
    setReg(TMRA0_CNTR, 0x00); /* Reset counter register */
    setReg(TMRA0_LOAD, 0x00); /* Reset load register */
    setReg(TMRA0_COMP1, 0xFFFF); /* Set up compare 1 register */
    setReg(TMRA0_COMP2, 0x00); /* Set up compare 2 register */
    /* TMRA0_CSCTRL: ??=0, ??=0, ??=0, ??=0, ??=0, ??=0, ??=0, ??=0,
    TCF2EN=0, TCF1EN=0, TCF2=0, TCF1=0, CL2=0, CL1=0 */
    setReg(TMRA0_CSCTRL, 0x00);
    setRegBitGroup(TMRA0_CTRL, CM, 0x04); /* Run counter */
}
    
```

### 28.6.5.6 Quadrature-Count Mode with Index Input

As an extension to the quadrature count mode discussed in the previous paragraph, some rotary shafts have a HOME or INDEX indicator. This would be a third input to the timer that is used to reset the timer's counter.

In this example, channel 0 is used to decode the quadrature inputs, but it doesn't actually count. Because its upper and lower limits are both set to 0, its output is cascaded count up and count down signals each time the quadrature inputs indicate a change in count. Channel 1 works in cascaded count mode receiving its counting instructions from channel 0. When an input capture event occurs, channel 1 is programmed to reset its counter value. The channel 1 counter contains the position value for the shaft.

#### Example: 28.6.5.6.1 Quadrature Count Mode with Index Input Example

```

//      (See Processor Expert PulseAccumulator bean.)
// This example uses TMRA0 and TMRA1 for counting states of a quadrature position encoder.
//
// Timer input 0 is used as the primary count source (PHASEA).
// Timer input 1 is used as the secondary count source (PHASEB).
// Timer input 2 is used as the index input source (INDEX).
//
void Pulse_Init(void)
{
  /* TMRA0_CTRL: CM=0, PCS=0, SCS=1, ONCE=0, LENGTH=1, DIR=0, Co_INIT=0, OM=0 */
  setReg(TMRA0_CTRL, 0xA0); /* Set up mode */
  /* TMRA0_SCTRL: TCF=0, TCFIE=0, TOF=0, TOFIE=0, IEF=0, IEFIE=0, IPS=0, INPUT=0,
    Capture_Mode=0, MSTR=0, EEOF=0, VAL=0, FORCE=0, OPS=0, OEN=0 */
  setReg(TMRA0_SCTRL, 0x00);
  setReg(TMRA0_CNTR, 0x00); /* Reset counter register */
  setReg(TMRA0_LOAD, 0x00); /* Reset load register */
  setReg(TMRA0_COMP1, 0x00); /* Set up compare 1 register */
  setReg(TMRA0_COMP2, 0x00); /* Set up compare 2 register */
  /* TMRA0_CSCTRL: ??=0, ??=0, ??=0, ??=0, ??=0, ??=0, ??=0, ??=0,
    TCF2EN=0, TCF1EN=0, TCF2=0, TCF1=0, CL2=0, CL1=0 */
  setReg(TMRA0_CSCTRL, 0x00);
  /* TMRA1_CTRL: CM=7, PCS=100, SCS=2, ONCE=0, LENGTH=0, DIR=0, Co_INIT=0, OM=0 */
  setReg(TMRA1_CTRL, 0xEA00); /* Set up capture edge */
  /* TMRA1_SCTRL: Capture_Mode=10 */
  setReg(TMRA1_SCTRL, 0x0080);
  /* TMRA1_CCTRL: ROC=1 */
  setReg(TMRA1_CCTRL, 0x0800); /* Set up reload on capture */
  setRegBitGroup(TMRA0_CTRL, CM, 0x04); /* Run counter */
}

```

### 28.6.5.7 Signed-Count Mode

If CTRL[CM] is set to '101', the counter counts the primary clock source while the selected secondary source provides the selected count direction (up/down).

#### Example: 28.6.5.7.1 Signed Count Mode Example

```


//      (See Processor Expert PulseAccumulator bean.)
// This example uses TMRA0 for signed mode counting.
//
// Timer input 2 is used as the primary count source.
// Timer input 1 is used to determine the count direction.
//
void Pulse_Init(void)
{
  /* TMRA0_CTRL: CM=0, PCS=2, SCS=1, ONCE=0, LENGTH=0, DIR=0, Co_INIT=0, OM=0 */
  setReg(TMRA0_CTRL, 0x0480); /* Set up mode */
  /* TMRA0_SCTRL: TCF=0, TCFIE=0, TOF=0, TOFIE=1, IEF=0, IEFIE=0, IPS=0, INPUT=0,
    Capture_Mode=0, MSTR=0, EEOF=0, VAL=0, FORCE=0, OPS=0, OEN=0 */
  setReg(TMRA0_SCTRL, 0x1000);
  setReg(TMRA0_CNTR, 0x00); /* Reset counter register */
  setReg(TMRA0_LOAD, 0x00); /* Reset load register */
  setRegBitGroup(TMRA0_CTRL, CM, 0x05); /* Run counter */
}

```



### 28.6.5.8 Triggered-Count Mode 1

If CSCTRL[TCI] is clear and CTRL[CM] is set to '110', the counter will begin counting the primary clock source after a positive transition (negative edge if SCTRL[IPS]=1) of the secondary input occurs. The counting will continue until a compare event occurs or another positive input transition is detected. If a second input transition occurs before a terminal count is reached, counting will stop and SCTRL[TCF] (timer compare flag) will be set. Subsequent secondary input transitions will continue to restart and stop the counting until a compare event occurs.




**Figure 28-71. Triggered Count Mode 1 (CTRL[LENGTH]=0)**

#### Example: 28.6.5.8.1 Triggered Count Mode 1 Example

```
//      (See Processor Expert PulseAccumulator bean.)
//      This example uses TMRA1 for triggered mode counting.
//
//      Timer input 3 is used as the primary count source.
//      Timer input 2 is used for the trigger input.
//
void Pulse_Init(void)
{
    /* TMRA1_CTRL: CM=0, PCS=3, SCS=2, ONCE=0, LENGTH=0, DIR=0, Co_INIT=0, OM=0 */
    setReg(TMRA1_CTRL, 0x0700);          /* Set up mode */
    /* TMRA1_SCTRL: TCF=0, TCFIE=0, TOF=0, TOFIE=1, IEF=0, IEFIE=0, IPS=0, INPUT=0,
    Capture_Mode=0, MSTR=0, EEOF=0, VAL=0, FORCE=0, OPS=0, OEN=0 */
    setReg(TMRA1_SCTRL, 0x1000);
    setReg(TMRA1_CNTR, 0x00);            /* Reset counter register */
    setReg(TMRA1_LOAD, 0x00);           /* Reset load register */
    setReg(TMRA1_COMP1, 0x0012);        /* Set up compare 1 register */
    /* TMRA1_CSCTRL: ??=0, ??=0, ??=0, ??=0, ??=0, ??=0, ??=0, ??=0,
    TCF2EN=0, TCF1EN=0, TCF2=0, TCF1=0, CL2=0, CL1=0 */
    setReg(TMRA1_CSCTRL, 0x00);
    setRegBitGroup(TMRA1_CTRL, CM, 0x06); /* Run counter */
}
```

### 28.6.5.9 Triggered-Count Mode 2

If CSCTRL[TCI] is set and CTRL[CM] is set to '110', the counter will begin counting the primary clock source after a positive transition (negative edge if SCTRL[IPS]=1) of the secondary input occurs. The counting will continue until a compare event occurs or another positive input transition is detected. If a second input transition occurs before a terminal count was reached, the counter will reload and continue counting. When CSCTRL[TCI] is set, the OFLAG output mode, CTRL[OUTMODE], should probably be set to '101' (cleared on init, set on compare) to ensure the output will be in a known state after the second input transition and subsequent reload takes place.



**Figure 28-72. Triggered Count Mode 2 (CTRL[LENGTH]=0)**


#### Example: 28.6.5.9.1 Triggered Count Mode 2 Example

```
//      (See Processor Expert PulseAccumulator bean.)
//      This example uses TMRA1 for triggered mode counting.
//
//      Timer input 3 is used as the primary count source.
//      Timer input 2 is used for the trigger input.
//
void Pulse_Init(void)
{
    /* TMRA1_CTRL: CM=0, PCS=3, SCS=2, ONCE=0, LENGTH=0, DIR=0, Co_INIT=0, OM=0 */
    setReg(TMRA1_CTRL, 0x0700);          /* Set up mode */
    /* TMRA1_SCTRL: TCF=0, TCFIE=0, TOF=0, TOFIE=1, IEF=0, IEFIE=0, IPS=0, INPUT=0,
    Capture_Mode=0, MSTR=0, EEOF=0, VAL=0, FORCE=0, OPS=0, OEN=0 */
    setReg(TMRA1_SCTRL, 0x1000);

    setReg(TMRA1_CNTR, 0x00);            /* Reset counter register */
    setReg(TMRA1_LOAD, 0x00);           /* Reset load register */
    setReg(TMRA1_COMP1, 0x0012);        /* Set up compare 1 register */
    /* TMRA1_CSCTRL: ??=0, ??=0, ??=0, ??=0, ??=0, ??=0, ??=0, ??=0,
    TCF2EN=0, TCF1EN=0, TCF2=0, TCF1=0, CL2=0, CL1=0 */
    setReg(TMRA1_CSCTRL, 0x00);
    setRegBitGroup(TMRA1_CTRL, CM, 0x06); /* Run counter */
}
```

### 28.6.5.10 One-Shot Mode

If CTRL[CM] is set to '110', and the counter is set to reinitialize at a compare event (CTRL[LENGTH]=1), and CTRL[OUTMODE] is set to '101' (cleared on init, set on compare), the counter works in a one-shot mode. An external event causes the counter to count, and when the terminal count is reached, the output is asserted. This delayed output can be used to provide timing delays.



**Figure 28-73. One-Shot Mode (CTRL[LENGTH]=1)**

### Example: 28.6.5.10.1 One-Shot Mode Example

```

// (See Processor Expert PulseAccumulator bean.)
// This example uses TMRA1 for one-shot mode counting.
//
// Timer input 3 is used as the primary count source.
// Timer input 2 is used for the trigger input.
//
void Pulse_Init(void)
{
    /* TMRA1_CTRL: CM=0, PCS=3, SCS=2, ONCE=0, LENGTH=0, DIR=0, Co_INIT=0, OM=5 */
    setReg(TMRA1_CTRL, 0x0725); /* Set up mode */
    /* TMRA1_SCTRL: TCF=0, TCFIE=0, TOF=0, TOFIE=1, IEF=0, IEFIE=0, IPS=0, INPUT=0,
    Capture_Mode=0, MSTR=0, EEOF=0, VAL=0, FORCE=0, OPS=0, OEN=0 */
    setReg(TMRA1_SCTRL, 0x1000);
    setReg(TMRA1_CNTR, 0x00); /* Reset counter register */
    setReg(TMRA1_LOAD, 0x00); /* Reset load register */
    setReg(TMRA1_COMP1, 0x0004); /* Set up compare 1 register */
    /* TMRA1_CSCTRL: ??=0, ??=0, ??=0, ??=0, ??=0, ??=0, ??=0, ??=0,
    TCF2EN=0, TCF1EN=0, TCF2=0, TCF1=0, CL2=0, CL1=0 */
    setReg(TMRA1_CSCTRL, 0x00);
    setRegBitGroup(TMRA1_CTRL, CM, 0x06); /* Run counter */
}
    
```

### 28.6.5.11 Cascade-Count Mode

If CTRL[CM] is set to '111', the counter's input is connected to the output of another selected counter. The counter will count up and down as compare events occur in the selected source counter. This cascade or daisy-chained mode enables multiple counters to be cascaded to yield longer counter lengths. When operating in cascade mode, a special high-speed signal path is used between modules rather than the OFLAG output signal. If the selected source counter is counting up and it experiences a compare event, the counter will be incremented. If the selected source counter is counting down and it experiences a compare event, the counter will be decremented.

Up to four counters may be cascaded to create a 64-bit wide synchronous counter. Check the data sheet to see if there are any frequency limits for cascaded counting mode.

## functional Description

Whenever any counter is read within a counter module, all of the counters' values within the module are captured in their respective hold registers. This action supports the reading of a cascaded counter chain. First read any counter of a cascaded counter chain, then read the hold registers of the other counters in the chain. The cascaded counter mode is synchronous.

### Note

It is possible to connect counters together by using the other (non-cascade) counter modes and selecting the outputs of other counters as a clock source. In this case, the counters are operating in a ripple mode, where higher order counters will transition a clock later than a purely synchronous design.

### Example: 28.6.5.11.1 Generate Periodic Interrupt Cascading Two Counters

```
// (See Processor Expert TimerInt bean.)
// This example generates an interrupt every 30 seconds,
// assuming the chip is operating at 60 MHz.
//
// To do this, counter 2 is used to count 60,000 IP_bus clocks, which means it
// will compare and reload every 0.001 seconds.
// Counter 3 is cascaded and used to count the 0.001 second ticks and
// generate the desired interrupt interval.
//
void TimerInt_Init(void)
{
// Set counter 2 to count IP_bus clocks
/* TMRA2_CTRL: CM=0,PCS=8,SCS=0,ONCE=0,LENGTH=1,DIR=0,Co_INIT=0,OM=0 */
setReg(TMRA2_CTRL,0x1020); /* Stop all functions of the timer */
// Set counter 3 as cascaded and to count counter 2 outputs
/* TMRA3_CTRL: CM=7,PCS=6,SCS=0,ONCE=0,LENGTH=1,DIR=0,Co_INIT=0,OM=0 */
setReg(TMRA3_CTRL,0xEC20); /* Set up cascade counter mode */
/* TMRA3_SCTRL: TCF=0,TCFIE=0,TOF=0,TOFIE=0,IEF=0,IEFIE=0,IPS=0,INPUT=0,
Capture_Mode=0,MSTR=0,EEOF=0,VAL=0,FORCE=0,OPS=0,OEN=0 */
setReg(TMRA3_SCTRL,0x00);
/* TMRA2_SCTRL: TCF=0,TCFIE=0,TOF=0,TOFIE=0,IEF=0,IEFIE=0,IPS=0,INPUT=0,
Capture_Mode=0,MSTR=0,EEOF=0,VAL=0,FORCE=0,OPS=0,OEN=0 */
setReg(TMRA2_SCTRL,0x00);
setReg(TMRA3_CNTR,0x00); /* Reset counter register */
setReg(TMRA2_CNTR,0x00);
setReg(TMRA3_LOAD,0x00); /* Reset load register */
setReg(TMRA2_LOAD,0x00);
setReg(TMRA3_COMP1,30000); /* milliseconds in 30 seconds */
setReg(TMRA3_CMPLD1,30000);
setReg(TMRA2_COMP1,60000); /* Set to cycle every milisecond
setReg(TMRA2_CMPLD1,60000);
/* TMRA3_CSCTRL: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,
TCF2EN=0,TCF1EN=1,TCF2=0,TCF1=0,CL2=0,CL1=1 */
setReg(TMRA3_CSCTRL,0x41); /* Enable compare 1 interrupt and */
/* compare 1 preload */
/* TMRA2_CSCTRL: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,
TCF2EN=0,TCF1EN=0,TCF2=0,TCF1=0,CL2=0,CL1=1 */
setReg(TMRA2_CSCTRL,0x01); /* Enable Compare 1 preload */
setRegBitGroup(TMRA2_CTRL,CM,0x01); /* Run counter */
}
```

### 28.6.5.12 Pulse-Output Mode

If CTRL[CM]=001, and CTRL[OUTMODE] is set to 111' (gated clock output), and CTRL[ONCE] is set, then the counter will output a pulse stream of pulses that has the same frequency of the selected clock source, and the number of output pulses is equal to the compare value minus the init value. This mode is useful for driving step motor systems.

#### Note

This does not work if CTRL[PCS] is set to 1000 (IP\_bus/1).




Figure 28-74. Pulse Output Mode

#### Example: 28.6.5.12.1 Pulse Outputs Using Two Counters

```

//      (See Processor Expert PulseStream bean.)
// This example generates six 10ms pulses, from TA1 output.
// Assuming the chip is operating at 60 MHz.
//
// To do this, timer 3 is used to generate a clock with a period of 10ms.
//
// Timer 1 is used to gate these clocks and count the number of pulses that have
// been generated.
//
void PulseStream_Init(void)
{
// Select IP_bus_clk/16 as the clock source for Timer A3
/* TMRA3_CTRL: CM=0,PCS=0x0C,SCS=0,ONCE=0,LENGTH=1,DIR=0,Co_INIT=0,OM=3 */
setReg(TMRA3_CTRL,0x1823);          /* Set up mode */
/* TMRA3_SCTRL: TCF=0,TCFIE=0,TOF=0,TOFIE=0,IEF=0,IEFIE=0,IPS=0,INPUT=0,
Capture_Mode=0,MSTR=0,EEOF=0,VAL=0,FORCE=0,OPS=0,OEN=0 */
setReg(TMRA3_SCTRL,0x00);
setReg(TMRA3_LOAD,0x00);           /* Reset load register */
setReg(TMRA3_COMP1,37500);         /* (16 * 37500) / 60e6 = 0.01 sec */
/* TMRA3_CSCTRL: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,
TCF2EN=0,TCF1EN=0,TCF2=0,TCF1=0,CL2=0,CL1=0 */
setReg(TMRA3_CSCTRL,0x00);        /* Set up comparator control register */

// Timer 3 output is the clock source for this timer.
/* TMRA1_CTRL: CM=0,PCS=7,SCS=0,ONCE=1,LENGTH=1,DIR=0,Co_INIT=0,OM=7 */
setReg(TMRA1_CTRL,0x0E67);        /* Set up mode */
/* TMRA1_SCTRL: TCF=0,TCFIE=0,TOF=0,TOFIE=0,IEF=0,IEFIE=0,IPS=0,INPUT=0,
Capture_Mode=0,MSTR=0,EEOF=0,VAL=0,FORCE=0,OPS=0,OEN=1 */
setReg(TMRA1_SCTRL,0x01);
setReg(TMRA1_CNTR,0x00);          /* Reset counter register */
setReg(TMRA1_LOAD,0x00);          /* Reset load register */
setReg(TMRA1_COMP1,0x04);         /* Set up compare 1 register */

// set to interrupt after the last pulse
/* TMRA1_CSCTRL: ??=0,??=0,??=0,??=0,??=0,??=0,??=0,??=0,
TCF2EN=0,TCF1EN=1,TCF2=0,TCF1=0,CL2=0,CL1=0 */
setReg(TMRA1_CSCTRL,0x40);        /* Set up comparator control register */
// Finally, start the counters running
setReg(TMRA3_CNTR,0);             /* Reset counter */
setRegBitGroup(TMRA3_CTRL,CM,0x01); /* Run source clock counter */
setRegBitGroup(TMRA1_CTRL,CM,0x01); /* Run counter */
}

```

### 28.6.5.13 Fixed-Frequency PWM Mode

If CTRL[CM]=001, count through roll-over (CTRL[LENGTH]=0), continuous count (CTRL[ONCE]=0) and CTRL[OUTMODE] is '110' (set on compare, cleared on counter roll-over), then the counter output yields a pulse-width modulated (PWM) signal with a frequency equal to the count clock frequency divided by 65,536 and a pulse-width duty cycle equal to the compare value divided by 65,536. This mode of operation is often used to drive PWM amplifiers used to power motors and inverters.

#### Example: 28.6.5.13.1 Fixed-Frequency PWM Mode Example

```

//      (See Processor Expert PWM bean.)
// This example uses TMRA0 for Fixed-Frequency PWM mode timing.
//
// The timer will count IP_bus clocks continuously until it rolls over.
// This results in a PWM period of 65536 / 60e6 = 1092.267 usec
//
// Initially, an output pulse width of 25 usec is generated ( 1500 / 60e6 )
// giving a PWM ratio of 1500 / 65536 = 2.289%
// This pulse width can be changed by changing the COMP1 register value (using CMPLD1).
//
void PWM1_Init(void)
{
    setReg(TMRA0_CNTR,0);          /* Reset counter */
    /* TMRA0_SCTRL: TCF=0,TCFIE=0,TOF=0,TOFIE=0,IEF=0,IEFIE=0,IPS=0,INPUT=0,
        Capture_Mode=0,MSTR=0,EEOF=0,VAL=0,FORCE=1,OPS=0,OEN=1 */
    setReg(TMRA0_SCTRL,0x05);      /* Enable output */
    setReg(TMRA0_COMP1,1500);      /* Store initial value to the duty-compare register */
    /* TMRA0_CTRL: CM=1,PCS=8,SCS=0,ONCE=0,LENGTH=0,DIR=0,Co_INIT=0,OM=6 */
    setReg(TMRA0_CTRL,0x3006);    /* Run counter */
}
    
```

### 28.6.5.14 Variable-Frequency PWM Mode

If CTRL[CM]=001, count until compare (CTRL[LENGTH]=1), continuous count (CTRL[ONCE] = 0) and CTRL[OUTMODE] is '100' (toggle OFLAG and alternate compare registers), then the counter output yields a pulse-width modulated (PWM) signal whose frequency and pulse width is determined by the values programmed into the COMP1 and COMP2 registers, and the input clock frequency. This method of PWM generation has the advantage of allowing almost any desired PWM frequency and/or constant on or off periods. This mode of operation is often used to drive PWM amplifiers used to power motors and inverters. The CMPLD1 and CMPLD2 registers are especially useful for this mode, as they allow the programmer time to calculate values for the next PWM cycle while the PWM current cycle is underway.

To set up the TMR to run in variable frequency PWM mode with compare preload please use the following setup for the specific counter you would like to use. When performing the setup, update the TMR\_CTRL register last because the counter will start counting if the count mode is changed to any value other than 000 (assuming the primary count source is already active).

#### Timer Control Register (CTRL)

- CM=001 (count rising edges of primary source)
- PCS=1000 (IP bus clock for best granularity for waveform timing)
- SCS=Any (ignored in this mode)
- ONCE=0 (want to count repeatedly)

## Functional Description

- LENGTH=1 (want to count until compare value is reached and re-initialize counter register)
- DIR=Any (user's choice. The compare register values must be chosen carefully to account for things like roll-under, etc.)
- COINIT=0 (user can set this if they need this function)
- OUTMODE=100 (toggle OFLAG output using alternating compare registers)

## Timer Status and Control Register (SCTRL)

- OEN = 1 (output enable to allow OFLAG output to be put on an external pin. Set this bit as needed.)
- OPS = Any (user's choice)
- Make sure the rest of the bits are cleared for this register. We will enable interrupts in the comparator status and control register instead of in this register.

## Comparator Status and Control Register (CSCTRL)

- TCF2EN=1 (allow interrupt to be issued when CSCTRL[TCF2] is set)
- TCF1EN=0 (do not allow interrupt to be issued when CSCTRL[TCF1] is set)
- TCF1=0 (clear timer compare 1 interrupt source flag. This is set when counter register equals compare register 1 value and OFLAG is low)
- TCF2=0 (clear timer compare 2 interrupt source flag. This is set when counter register equals compare register 2 value and OFLAG is high)
- CL1=10 (load compare register when CSCTRL[TCF2] is asserted)
- CL2=01 (load compare register when CSCTRL[TCF1] is asserted)

## Interrupt Service Routines

To service the CSCTRL[TCF2] interrupts generated by the timer, the interrupt controller must be configured to enable the interrupts for the particular timer being used.


Additionally the user will need to write an interrupt service routine to do at a minimum the following:

- Clear CSCTRL[TCF2] and CSCTRL[TCF1] flags.
- Calculate and write new values for both CMPLD1 and CMPLD2.

## Timing



This figure contains the timing for using the compare preload feature. The compare preload cycle begins with a compare event on COMP2 causing CSCTRL[TCF2] to be asserted. COMP1 is loaded with the value in the CMPLD1 (c3) one IP bus clock later. In addition an interrupt is asserted by the timer and the interrupt service routine is executed during which both comparator load registers are updated with new values (c4 and c5). When CSCTRL[TCF1] is asserted, COMP2 is loaded with the value in CMPLD2 (c4). And on the subsequent CSCTRL[TCF2] event, COMP1 is loaded with the value in CMPLD1 (c5). The cycle starts over again as an interrupt is asserted and the interrupt service routine clears CSCTRL[TCF1] and CSCTRL[TCF2] and calculates new values for CMPLD1 and CMPLD2.



Step 1-- CNTR matches COMP2 value. CSCTRL[TCF2] is asserted and an interrupt request is generated.

Step 2-- One clock later, OFLAG toggles, CMPLD1 is copied to COMP1, LOAD is copied to CNTR, the counter starts counting.

Step 3-- The interrupt service routine clears CSCTRL[TCF1] and CSCTRL[TCF2] and the ISR loads CMPLD1 and CMPLD2 with the values for the next cycle. The counter continues counting until CNTR matches COMP1.

Step 4-- CSCTRL[TCF1] is asserted. One clock later, OFLAG toggles, CMPLD2 is copied to COMP2, LOAD is copied to CNTR and the counter starts counting.

Step 5--The counter continues counting until CNTR matches COMP2.

**Figure 28-75. Compare Load Timing**

### Example: 28.6.5.14.1 Variable Frequency PWM Mode

```

//      (See Processor Expert PPG [Programmable Pulse Generator] bean.)
// This example starts with an 11 msec with a 31 msec cycle.
// Assuming the chip is operating at 60 MHz, the timer use IP_bus_clk/32 as its
// clock source.
//
// Initial pulse period: 60e6/32 clocks/sec * 31 ms = 58125 total clocks in period
// Initial pulse width: 60e6/32 clocks/sec * 11 ms = 20625 clocks in pulse
//
//
// Once the initial values of COMP1/CMPLD1 and COMP2/CMPLD2 are set the pulse width
// can be varied by load new values of CMPLD1 and CMPLD2 on each compare interrupt.
// (See Usage of Compare Load Registers.)
//
void PPG1_Init(void)
{
    setReg(TMRA0_LOAD,0);          /* Clear load register */
    setReg(TMRA0_CNTR,0);         /* Clear counter */
    /* TMRA0_SCTRL: TCF=0,TCFIE=0,TOF=0,TOFIE=0,IEF=0,IEFIE=0,IPS=0,INPUT=0,
    Capture_Mode=0,MSTR=0,EEOF=0,VAL=0,FORCE=1,OPS=0,OEN=1 */
    setReg(TMRA0_SCTRL,5);        /* Set Status and Control Register */
// Set compare preload operation and enable an interrupt on compare2 events.
/* TMRA0_CSCTRL: TCF2EN=1,TCF1EN=0,TCF2=0,TCF1=0,CL21=0,CL20=1,CL11=1,CL10=0 */
    setReg(TMRA0_CSCTRL,0x86);    /* Set Comparator Status and Control Register */

    setReg(TMRA0_COMP1,20625);    /* Set the pulse width of the off time */
    setReg(TMRA0_CMPLD1,20625);   /* Set the pulse width of the off time */
    setReg(TMRA0_COMP2,58125-20625); /* Set the pulse width of the on time */
    setReg(TMRA0_CMPLD2,58125-20625); /* Set the pulse width of the on time */
    /* TMRA0_CTRL: CM=1,PCS=0xD,SCS=0,ONCE=0,LENGTH=1,DIR=0,Co_INIT=0,OM=4 */
    setRegBits(TMRA0_CTRL,0x3A24); /* Set variable PWM mode and run counter */
}

```

## 28.7 Resets

### 28.7.1 General

The TMR module can be reset only by the RST\_B signal. This forces all registers to their reset state and clears the OFLAG signal if it is asserted. The counter will be turned off until the settings in the control register are changed.

**Table 28-69. Reset Summary**

Reset	Priority	Source	Characteristics
RST_B	n/a	Hardware Reset	Full System Reset

## 28.8 Clocks

### 28.8.1 General

The timer only receives the IP bus clock (system clock).

## 28.9 Interrupts

### 28.9.1 General

The TMR module can generate 20 interrupts, Five for each of the four counters/channels.

**Table 28-70. Interrupt Summary**

Core Interrupt	Interrupt	Description
TMR Channel 0	TMR0_COMP_IRQ_B	Compare Interrupt Request for Timer Channel 0
	TMR0_COMP1_IRQ_B	Compare 1 Interrupt Request for Timer Channel 0
	TMR0_COMP2_IRQ_B	Compare 2 Interrupt Request for Timer Channel 0
	TMR0_OVF_IRQ_B	Overflow Interrupt Request for Timer Channel 0
	TMR0_EDGE_IRQ_B	Input Edge Interrupt Request for Timer Channel 0
TMR Channel 1	TMR1_COMP_IRQ_B	Compare Interrupt Request for Timer Channel 1
	TMR1_COMP1_IRQ_B	Compare 1 Interrupt Request for Timer Channel 1
	TMR1_COMP2_IRQ_B	Compare 2 Interrupt Request for Timer Channel 1
	TMR1_OVF_IRQ_B	Overflow Interrupt Request for Timer Channel 1
	TMR1_EDGE_IRQ_B	Input Edge Interrupt Request for Timer Channel 1
TMR Channel 2	TMR2_COMP_IRQ_B	Compare Interrupt Request for Timer Channel 2
	TMR2_COMP1_IRQ_B	Compare 1 Interrupt Request for Timer Channel 2
	TMR2_COMP2_IRQ_B	Compare 2 Interrupt Request for Timer Channel 2
	TMR2_OVF_IRQ_B	Overflow Interrupt Request for Timer Channel 2
	TMR2_EDGE_IRQ_B	Input Edge Interrupt Request for Timer Channel 2
TMR Channel 3	TMR3_COMP_IRQ_B	Compare Interrupt Request for Timer Channel 3
	TMR3_COMP1_IRQ_B	Compare 1 Interrupt Request for Timer Channel 3
	TMR3_COMP2_IRQ_B	Compare 2 Interrupt Request for Timer Channel 3
	TMR3_OVF_IRQ_B	Overflow Interrupt Request for Timer Channel 3
	TMR3_EDGE_IRQ_B	Input Edge Interrupt Request for Timer Channel 3

## 28.9.2 Description of Interrupt Operation

### 28.9.2.1 Timer Compare Interrupts

These interrupts are generated when a successful compare occurs between a counter and its compare registers while SCTRL[TCFIE] is set. These interrupts are cleared by writing a zero to the appropriate SCTRL[TCF].

When a timer compare interrupt is set in TMR\_SCTRL and the Compare Load registers are available, one of the following two interrupts will also be asserted.

#### 28.9.2.1.1 Timer Compare 1 Interrupts (Available with Compare Load Feature)

These interrupts are generated when a successful compare occurs between a counter and its COMP1 register while CSCTRL[TCF1EN] is set. These interrupts are cleared by writing a zero to the appropriate CSCTRL[TCF1].

#### 28.9.2.1.2 Timer Compare 2 Interrupts (Available with Compare Load Feature)

These interrupts are generated when a successful compare occurs between a counter and its COMP2 register while CSCTRL[TCF2EN] is set. These interrupts are cleared by writing a zero to the appropriate CSCTRL[TCF2].

### 28.9.2.2 Timer Overflow Interrupts

These interrupts are generated when a counter rolls over its maximum value while SCTRL[TOFIE] is set. These interrupts are cleared by writing zero to the appropriate SCTRL[TOF].

### 28.9.2.3 Timer Input Edge Interrupts

These interrupts are generated by a transition of the input signal (either positive or negative depending on IPS setting) while SCTRL[IEFIE] is set. These interrupts are cleared by writing a zero to the appropriate SCTRL[IEF].

## 28.10 DMA

The TMR module can generate twelve DMA requests: three for each of the four counters/channels. Refer to the following table.

**Table 28-71. DMA Summary**

DMA Request	DMA Enable	Description
Channels 0-3	DMA[IEFDE]	CAPT contains a value
	DMA[CMPLD1DE]	CMPLD1 needs an update
	DMA[CMPLD2DE]	CMPLD2 needs an update



## Chapter 29

# Periodic Interrupt Timer (PIT)

### 29.1 Introduction

The programmable interval timer module (PIT) contains clock select logic, a 16-bit up counter, a modulo register, and a control register. The modulo and control registers are read/writable. The counter is read only.

The modulo register is loaded with a value to count to and the prescaler is set to determine the counting rate. When enabled, the counter counts up to the modulo value and set a flag (and an interrupt request if enabled), reset to 0x0000, and resume counting.

#### 29.1.1 Features

The PIT module design includes these distinctive features:


- 16-bit counter/timer.
- Programmable count modulo.
- Up to 4 selectable clock sources.
- Maximum count rate equal to clocking rate.
- Slave mode allows synchronization of multiple PIT count enables.

#### 29.1.2 Modes of Operation

The PIT module design operates in only a single mode of operation: functional mode.

### 29.1.3 Block Diagram

The following figure shows the PIT block diagram.



**Figure 29-1. Programmable Interval Timer Block Diagram**

## 29.2 Memory Map and Registers

The base address of the PIT module differs from chip to chip. The following descriptions identify the locations of memory mapped registers in relation to the base address.

The address of a register is the sum of a base address and an address offset. The base address is defined at the DSC core level and the address offset is defined at the module level.

### PIT memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E100	PIT Control Register (PIT0_CTRL)	16	R/W	0000h	<a href="#">29.2.1/685</a>
E101	PIT Modulo Register (PIT0_MOD)	16	R/W	0000h	<a href="#">29.2.2/686</a>
E102	PIT Counter Register (PIT0_CNTR)	16	R	0000h	<a href="#">29.2.3/687</a>
E110	PIT Control Register (PIT1_CTRL)	16	R/W	0000h	<a href="#">29.2.1/685</a>
E111	PIT Modulo Register (PIT1_MOD)	16	R/W	0000h	<a href="#">29.2.2/686</a>
E112	PIT Counter Register (PIT1_CNTR)	16	R	0000h	<a href="#">29.2.3/687</a>



## 29.2.1 PIT Control Register (PITx\_CTRL)

Address: Base address + 0h offset

Bit	15	14	13	12	11	10	9	8
Read	SLAVE	0				CLKSEL		
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	0	PRESCALER				PRF	PRIE	CNT_EN
Write								
Reset	0	0	0	0	0	0	0	0

### PITx\_CTRL field descriptions

Field	Description
15 SLAVE	<p>This field is used to place this PIT module in slave mode. This means that the CNT_EN field is ignored and instead this PIT uses the master count enable signal broadcast from the PIT0 module. This bit allows synchronization of the counts across multiple PIT modules. This bit is only useful in designs with multiple PIT modules. Setting this bit in the (master) PIT0 module has no effect as its own CNT_EN field is also the master count enable.</p> <p>0 CNT_EN from this PIT is used to control operation (default). 1 CNT_EN from master PIT is used to control operation.</p>
14–10 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
9–8 CLKSEL	<p>This field is used to select the source of the clocking for the counter. This field should not be changed when CNT_EN is set. The default selection is the IPBus clock.</p> <p>00 Selects IPBus clock 01 Selects alternate clock 1 10 Selects alternate clock 2 11 Selects alternate clock 3</p>
7 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
6–3 PRESCALER	<p>This field is used to select the prescaling of the selected clock to determine the counting rate of the PIT.</p> <p>0000 Clock 0001 Clock divided by 2 0010 Clock divided by 4 0011 Clock divided by 8 0100 Clock divided by 16 0101 Clock divided by 32 0110 Clock divided by 64 0111 Clock divided by 128 1000 Clock divided by 256 1001 Clock divided by 512 1010 Clock divided by 1024 1011 Clock divided by 2048 1100 Clock divided by 4096</p>

*Table continues on the next page...*

### PITx\_CTRL field descriptions (continued)

Field	Description
	1101 Clock divided by 8192 1110 Clock divided by 16384 1111 Clock divided by 32768
2 PRF	PIT Roll-Over Flag.  This bit is set when the counter rolls over to 0x0000 after matching the value in the PIT compare register. This bit is cleared by reading the CTRL register with PRF set and then writing a zero to this bit position. This bit can also be cleared by setting the CNT_EN bit to 0. Writing a one to the PRF bit position has no effect.  0 PIT counter has not reached the modulo value. (default) 1 PIT counter has reached the modulo value.
1 PRIE	PIT Roll-Over Interrupt Enable.  This bit enables the PIT roll-over interrupt when the PRF bit becomes set.  0 PIT roll-over interrupt disabled (default). 1 PIT roll-over interrupt enabled.
0 CNT_EN	Count Enable  This bit enables the PIT prescaler and counter. When this bit is clear, the counter remains at or returns to a 0x0000 value. The PRF bit is also reset when CNT_EN is clear. This field is ignored when the SLAVE bit is set and the count enable signal from the master PIT is used instead.  0 PIT counter reset (default). 1 PIT counter active.

## 29.2.2 PIT Modulo Register (PITx\_MOD)

Address: Base address + 1h offset


Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	MODULO_VALUE[15:0]															
Write	MODULO_VALUE[15:0]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### PITx\_MOD field descriptions

Field	Description
15–0 MODULO_ VALUE[15:0]	This read/write register stores the modulo value for the PIT counter. When the PIT counter rolls over to 0x0000 from this value, the PRF bit becomes set and the PIT counter resumes counting from 0x0000.

### 29.2.3 PIT Counter Register (PITx\_CNTR)

Address: Base address + 2h offset



#### PITx\_CNTR field descriptions

Field	Description
15–0 COUNTER_ VALUE	This read only register contains the current value of the PIT counter. Clearing CNT_EN resets the counter to 0x0000. When the PIT counter rolls over the modulo value, the PRF bit becomes set and the PIT counter resumes counting from 0x0000. If the selected counting rate is faster than the IPBus clock, then this count value cannot be read.

## 29.3 Functional Description

The purpose of the PIT is to create a repeated interrupt request at a programmable time interval. The periodic rate is determined based on the peripheral clock rate, the prescaler value, and the modulo value as shown in the following equation:

$$\text{interrupt rate} = \text{peripheral clock rate} / ((2^{\text{prescaler}}) * \text{modulo value})$$

When using the PIT, set the clock select, prescaler, and modulo values prior to setting CNT\_EN. Changing these settings with CNT\_EN set may cause unexpected operation.

The roll-over flag is set upon rolling over the modulo value back to 0x0000. See the following figure for an example of PRF timing using a prescaler of 0x2 (IP bus clock divided by 4).




Figure 29-11. Example POF Timing

The roll-over flag can be cleared by writing a zero to the PRF bit position or by clearing CNT\_EN.

### 29.3.1 Slave Mode

When using slave mode to synchronize several PIT modules only the CNT\_EN signal is shared not the clocking for the counters. This means that each slave PIT must have their CLKSEL field, PRESCALER field, and PIT\_MOD registers programmed prior to setting CNT\_EN in the master PIT. The following figure shows the connection between the master PIT (PIT0) and the possible slave PITs (PIT1–PITn).




Figure 29-12. CNT\_EN Connection Between Multiple PITs

### 29.3.2 Low Power Modes

This section describes the PIT low power modes.

#### 29.3.2.1 Wait Mode

If the CNT\_EN bit is set prior to entering wait mode, then the PIT continues to count and can wake the chip by asserting its interrupt upon reaching the modulo value.

#### 29.3.2.2 Stop Mode

Stop mode operation depends on whether the system integration module (SIM) is set to allow the PIT to be clocked in stop mode. If not, the PIT counter does not operate during stop mode, but does retain its current settings. If CNT\_EN is set, then the counter

resumes counting upon exit of stop mode assuming the exit isn't caused by a reset. If the PIT does receive clocks while the chip is in stop mode, then operation continues normally.

### 29.3.2.3 Debug Mode

If the CNT\_EN bit is set prior to the chip entering debug mode, then the PIT continues to count during debug mode.

## 29.4 Interrupts

The PIT module can generate a single interrupt when the counter reaches the modulo value.



## Chapter 30

# Modular/Scalable Controller Area Network (MSCAN)

### 30.1 Introduction

Freescale's scalable controller area network definition is based on the MSCAN12 definition, which is the specific implementation of the MSCAN concept targeted for the M68HC12 microcontroller family.

The module is a communication controller implementing the CAN 2.0A/B protocol as defined in the Bosch specification dated September 1991. For users to fully understand the MSCAN specification, it is recommended that the Bosch specification be read first to familiarize the reader with the terms and concepts contained within this document.

Though not exclusively intended for automotive applications, CAN protocol is designed to meet the specific requirements of a vehicle serial data bus: real-time processing, reliable operation in the EMI environment of a vehicle, cost-effectiveness, and required bandwidth.

MSCAN uses an advanced buffer arrangement resulting in predictable real-time behavior and simplified application software.

### 30.1.1 Block Diagram




Figure 30-1. MSCAN Block Diagram

### 30.1.2 Features

The basic features of the MSCAN are as follows:

- Implementation of the CAN protocol — Version 2.0A/B
  - Standard and extended data frames
  - Zero to eight bytes data length
  - Programmable bit rate up to 1 Mbit/s<sup>1</sup>
  - Support for remote frames
- Five receive buffers with FIFO storage scheme
- Three transmit buffers with internal prioritization using a "local priority" concept
- Flexible maskable identifier filter supports two full-size (32-bit) extended identifier filters, or four 16-bit filters, or eight 8-bit filters
- Programmable wake-up functionality with integrated low-pass filter

1. Depending on the actual bit timing and the clock jitter of the PLL.



- Programmable loopback mode supports self-test operation
- Programmable listen-only mode for monitoring of CAN bus
- Programmable bus-off recovery functionality
- Separate signalling and interrupt capabilities for all CAN receiver and transmitter error states (warning, error passive, bus-off)
- Programmable MSCAN clock source either bus clock or oscillator clock
- Internal timer for time-stamping of received and transmitted messages
- Three low-power modes: sleep, power down, and MSCAN enable
- Global initialization of configuration registers

### 30.1.3 Modes of Operation

For a description of the specific MSCAN modes and the module operation related to the system operating modes refer to [Modes of Operation](#).

## 30.2 External Signal Description

The MSCAN uses two external pins.

#### NOTE

On MCUs with an integrated CAN physical interface (transceiver) the MSCAN interface is connected internally to the transceiver interface. In these cases the external availability of signals TXCAN and RXCAN is optional.

**Table 30-1. Signal properties**

Nme	Function	I/O Type
RXCAN	MSCAN receiver input pin	I
TXCAN 1	MSCAN transmitter output pin	O

1. The TXCAN output pin represents the logic level on the CAN bus:
  - 0 = Dominant state
  - 1 = Recessive state

## 30.2.1 CAN System

A typical CAN system with MSCAN is shown in the following figure. Each CAN station is connected physically to the CAN bus lines through a transceiver device. The transceiver is capable of driving the large current needed for the CAN bus and has current protection against defective CAN or defective stations.




Figure 30-2. CAN System

## 30.3 Memory Map and Register Definition

This section provides a detailed description of all registers accessible in the MSCAN.

### CAUTION

The registers of the CAN module must not be read by the core unless the CAN module is being supplied clocks by the system. Failure to observe this requirement will lock up the system bus.

### 30.3.1 Programmer's Model of Message Storage

The following section details the organization of the receive and transmit message buffers and the associated control registers.

To simplify the programmer interface, the receive and transmit message buffers have the same outline. Each message buffer allocates 16 bytes in the memory map containing a 13-byte data structure.

An additional transmit buffer priority register (TBPR) is defined for the transmit buffers. Within the last two bytes of this memory map, the MSCAN stores a special 16-bit time stamp, which is sampled from an internal timer after successful transmission or reception of a message. This feature is only available for transmit and receiver buffers, if the TIME bit is set.

The time stamp register is written by the MSCAN. The CPU can only read these registers.

**Table 30-2. Message Buffer Organization**

Mnemonic	Offset Address	Register	Access
IDR0	0x00X0	Identifier Register 0	R/W
IDR1	0x00X1	Identifier Register 1	R/W
IDR2	0x00X2	Identifier Register 2	R/W
IDR3	0x00X3	Identifier Register 3	R/W
DSR0	0x00X4	Data Segment Register 0	R/W
DSR1	0x00X5	Data Segment Register 1	R/W
DSR2	0x00X6	Data Segment Register 2	R/W
DSR3	0x00X7	Data Segment Register 3	R/W
DSR4	0x00X8	Data Segment Register 4	R/W
DSR5	0x00X9	Data Segment Register 5	R/W
DSR6	0x00XA	Data Segment Register 6	R/W
DSR7	0x00XB	Data Segment Register 7	R/W
DLR	0x00XC	Data Length Register	R/W
TBPR	0x00XD	Transmit Buffer Priority Register <sup>1</sup>	R/W
TSRH	0x00XE	Time Stamp Register (High Byte) <sup>2</sup>	R
TSRL	0x00XF	Time Stamp Register (Low Byte) <sup>2</sup>	R

- 1. Not applicable for receive buffers
- 2. Read-only for CPU

The next table shows the common 13-byte data structure of receive and transmit buffers for extended identifiers. The mapping of standard identifiers into the IDR registers is shown in the table after that .

All bits of the receive and transmit buffers are 'x'<sup>2</sup> out of reset because this is a part of buffer memory which does not require a reset value . All reserved or unused bits of the receive and transmit buffers always read 'x'.

---

2. The transmit priority buffer registers are 0 out of reset.

**Table 30-3. Receive/Transmit Message Buffer — Extended Identifier Mapping**

Register Name		Bit 7	6	5	4	3	2	1	Bit 0	
IDR0	RW	ID28	ID27	ID26	ID25	ID24	ID23	ID22	ID21	
IDR1	RW	ID20	ID19	ID18	SRR (=1)	IDE (=1)	ID17	ID16	ID15	
IDR2	RW	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7	
IDR3	RW	ID6	ID5	ID4	ID3	ID2	ID1	ID0	RTR	
DSR0	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
DSR1	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
DSR2	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
DSR3	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
DSR4	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
DSR5	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
DSR6	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
DSR7	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
DLR	RW					DLC3	DLC2	DLC1	DLC0	
			Blank cell = unused, always read 'x'							

**Read:** For transmit buffers, anytime when TXEx flag is set and the corresponding transmit buffer is selected in CAN\_TBSEL. For receive buffers, only when RXF flag is set.

**Write:** For transmit buffers, anytime when TXEx flag is set and the corresponding transmit buffer is selected in CAN\_TBSEL). Unimplemented for receive buffers.

**Reset:** Undefined (0x00XX) .

**NOTE**

Few bits are 'x' because they are located inside the buffer which is 'x' at the time of reset.

**Table 30-4. Receive/Transmit Message Buffer — Standard Identifier Mapping**

Register Name		Bit 7	6	5	4	3	2	1	Bit 0
---------------	--	-------	---	---	---	---	---	---	-------

*Table continues on the next page...*

**Table 30-4. Receive/Transmit Message Buffer — Standard Identifier Mapping (continued)**

Register Name		Bit 7	6	5	4	3	2	1	Bit 0
IDR0	RW	ID10	ID9	ID8	ID7	ID6	ID5	ID4	ID3
IDR1	RW	ID2	ID1	ID0	RTR	IDE (=0)			
IDR2	RW								
IDR3	RW								
			Blank cell = unused, always read 'x'						

### CAN memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E700	CAN_CTL0	16	R/W	0001h	<a href="#">30.3.2/700</a>
E701	CAN_CTL1	16	R/W	0011h	<a href="#">30.3.3/703</a>
E702	CAN_BTR0	16	R/W	0000h	<a href="#">30.3.4/705</a>
E703	CAN_BTR1	16	R/W	0000h	<a href="#">30.3.5/706</a>
E704	CAN_RFLG	16	R/W	0000h	<a href="#">30.3.6/707</a>
E705	CAN_RIER	16	R/W	0000h	<a href="#">30.3.7/709</a>
E706	CAN_TFLG	16	R/W	0007h	<a href="#">30.3.8/710</a>
E707	CAN_TIER	16	R/W	0000h	<a href="#">30.3.9/712</a>
E708	MSCAN Transmitter Message Abort Request Register (CAN_TARQ)	16	R/W	0000h	<a href="#">30.3.10/712</a>
E709	MSCAN Transmitter Message Abort Acknowledge Register (CAN_TAAK)	16	R	0000h	<a href="#">30.3.11/713</a>
E70A	MSCAN Transmit Buffer Selection Register (CAN_TBSEL)	16	R/W	0000h	<a href="#">30.3.12/714</a>
E70B	CAN_IDAC	16	R/W	0000h	<a href="#">30.3.13/715</a>
E70D	MSCAN Miscellaneous Register (CAN_MISC)	16	R/W	0000h	<a href="#">30.3.14/716</a>
E70E	CAN_RXERR	16	R	0000h	<a href="#">30.3.15/716</a>
E70F	CAN_TXERR	16	R	0000h	<a href="#">30.3.16/717</a>
E710	CAN_IDAR0	16	R/W	0000h	<a href="#">30.3.17/718</a>
E711	CAN_IDAR1	16	R/W	0000h	<a href="#">30.3.17/718</a>
E712	CAN_IDAR2	16	R/W	0000h	<a href="#">30.3.17/718</a>

Table continues on the next page...

**CAN memory map (continued)**

<b>Absolute address (hex)</b>	<b>Register name</b>	<b>Width (in bits)</b>	<b>Access</b>	<b>Reset value</b>	<b>Section/page</b>
E713	CAN_IDAR3	16	R/W	0000h	<a href="#">30.3.17/718</a>
E714	CAN_IDMR0	16	R/W	0000h	<a href="#">30.3.18/719</a>
E715	CAN_IDMR1	16	R/W	0000h	<a href="#">30.3.18/719</a>
E716	CAN_IDMR2	16	R/W	0000h	<a href="#">30.3.18/719</a>
E717	CAN_IDMR3	16	R/W	0000h	<a href="#">30.3.18/719</a>
E718	CAN_IDAR4	16	R/W	0000h	<a href="#">30.3.19/719</a>
E719	CAN_IDAR5	16	R/W	0000h	<a href="#">30.3.19/719</a>
E71A	CAN_IDAR6	16	R/W	0000h	<a href="#">30.3.19/719</a>
E71B	CAN_IDAR7	16	R/W	0000h	<a href="#">30.3.19/719</a>
E71C	CAN_IDMR4	16	R/W	0000h	<a href="#">30.3.20/720</a>
E71D	CAN_IDMR5	16	R/W	0000h	<a href="#">30.3.20/720</a>
E71E	CAN_IDMR6	16	R/W	0000h	<a href="#">30.3.20/720</a>
E71F	CAN_IDMR7	16	R/W	0000h	<a href="#">30.3.20/720</a>
E720	CAN_RXFG_IDR0_EXT	16	R/W	0000h	<a href="#">30.3.21/721</a>
E720	CAN_RXFG_IDR0_STD	16	R/W	0000h	<a href="#">30.3.22/722</a>
E721	CAN_RXFG_IDR1_EXT	16	R/W	0000h	<a href="#">30.3.23/722</a>
E721	CAN_RXFG_IDR1_STD	16	R/W	0000h	<a href="#">30.3.24/723</a>
E722	CAN_RXFG_IDR2_EXT	16	R/W	0000h	<a href="#">30.3.25/724</a>
E723	CAN_RXFG_IDR3_EXT	16	R/W	0000h	<a href="#">30.3.26/725</a>
E724	CAN_RXFG_DSR0	16	R/W	0000h	<a href="#">30.3.27/725</a>
E725	CAN_RXFG_DSR1	16	R/W	0000h	<a href="#">30.3.27/725</a>
E726	CAN_RXFG_DSR2	16	R/W	0000h	<a href="#">30.3.27/725</a>

*Table continues on the next page...*

**CAN memory map (continued)**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E727	CAN_RXFG_DSR3	16	R/W	0000h	<a href="#">30.3.27/725</a>
E728	CAN_RXFG_DSR4	16	R/W	0000h	<a href="#">30.3.27/725</a>
E729	CAN_RXFG_DSR5	16	R/W	0000h	<a href="#">30.3.27/725</a>
E72A	CAN_RXFG_DSR6	16	R/W	0000h	<a href="#">30.3.27/725</a>
E72B	CAN_RXFG_DSR7	16	R/W	0000h	<a href="#">30.3.27/725</a>
E72C	CAN_RXFG_DLR	16	R/W	0000h	<a href="#">30.3.28/726</a>
E72E	Receive Buffer Time Stamp Register - High Byte (CAN_RXFG_TSRH)	16	R	0000h	<a href="#">30.3.29/727</a>
E72F	Receive Buffer Time Stamp Register - Low Byte (CAN_RXFG_TSRL)	16	R	0000h	<a href="#">30.3.30/727</a>
E730	CAN_TXFG_IDR0_EXT	16	R/W	0000h	<a href="#">30.3.21/721</a>
E730	CAN_TXFG_IDR0_STD	16	R/W	0000h	<a href="#">30.3.22/722</a>
E731	CAN_TXFG_IDR1_EXT	16	R/W	0000h	<a href="#">30.3.23/722</a>
E731	CAN_TXFG_IDR1_STD	16	R/W	0000h	<a href="#">30.3.24/723</a>
E732	CAN_TXFG_IDR2_EXT	16	R/W	0000h	<a href="#">30.3.25/724</a>
E733	CAN_TXFG_IDR3_EXT	16	R/W	0000h	<a href="#">30.3.26/725</a>
E734	CAN_TXFG_DSR0	16	R/W	0000h	<a href="#">30.3.31/728</a>
E735	CAN_TXFG_DSR1	16	R/W	0000h	<a href="#">30.3.31/728</a>
E736	CAN_TXFG_DSR2	16	R/W	0000h	<a href="#">30.3.31/728</a>
E737	CAN_TXFG_DSR3	16	R/W	0000h	<a href="#">30.3.31/728</a>
E738	CAN_TXFG_DSR4	16	R/W	0000h	<a href="#">30.3.31/728</a>
E739	CAN_TXFG_DSR5	16	R/W	0000h	<a href="#">30.3.31/728</a>
E73A	CAN_TXFG_DSR6	16	R/W	0000h	<a href="#">30.3.31/728</a>
E73B	CAN_TXFG_DSR7	16	R/W	0000h	<a href="#">30.3.31/728</a>

Table continues on the next page...

### CAN memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E73C	CAN_TXFG_DLR	16	R/W	0000h	<a href="#">30.3.32/729</a>
E73D	CAN_TXFG_TBPR	16	R/W	0000h	<a href="#">30.3.33/729</a>
E73E	CAN_TXFG_TSRH	16	R	0000h	<a href="#">30.3.34/730</a>
E73F	CAN_TXFG_TSRL	16	R	0000h	<a href="#">30.3.35/731</a>

### 30.3.2 MSCAN Control Register 0 (CAN\_CTL0)


The CAN control register provides various control bits of the MSCAN module as described below.

The CAN control register, except WUPE, INITRQ, and SLPRQ, is held in the reset state when the initialization mode is active (INITRQ=1 and INITAK=1). This register is writable again as soon as the initialization mode is exited (INITRQ=0 and INITAK=0).

Read: Anytime

Write: Anytime when out of initialization mode; exceptions are read-only RXACT and SYNCH, RXFRM (which is set by the module only), and INITRQ (which is also writable in initialization mode).

Address: E700h base + 0h offset = E700h



#### CAN\_CTL0 field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

Table continues on the next page...



**CAN\_CTL0 field descriptions (continued)**

Field	Description
7 RXFRM	<p>Received Frame Flag</p> <p>This bit is read and clear only. It is set when a receiver has received a valid message correctly, independently of the filter configuration. After it is set, it remains set until cleared by software or reset. Clearing is done by writing a 1. Writing a 0 is ignored. This bit is not valid in loopback mode.</p> <p>The MSCAN must be in normal mode for this bit to become set.</p> <p>0 No valid message was received since last clearing this flag 1 A valid message was received since last clearing of this flag</p>
6 RXACT	<p>Receiver Active Status</p> <p>This read-only flag indicates the MSCAN is receiving a message. The flag is controlled by the receiver front end. This bit is not valid in loopback mode.</p> <p>See the Bosch CAN 2.0A/B specification for a detailed definition of transmitter and receiver states.</p> <p>0 MSCAN is transmitting or idle 1 MSCAN is receiving a message (including when arbitration is lost)</p>
5 CSWAI	<p>CAN Stops in Wait Mode</p> <p>Enabling this bit allows for lower power consumption in wait mode by disabling all the clocks at the CPU bus interface to the MSCAN module.</p> <p><b>NOTE:</b> To protect from accidentally violating the CAN protocol, the TXCAN pin is immediately forced to a recessive state when the CPU enters wait (CSWAI=1) or stop mode.</p> <p>0 The module is not affected during wait mode 1 The module ceases to be clocked during wait mode</p>
4 SYNCH	<p>Synchronized Status</p> <p>This read-only flag indicates whether the MSCAN is synchronized to the CAN bus and able to participate in the communication process. It is set and cleared by the MSCAN.</p> <p>0 MSCAN is not synchronized to the CAN bus 1 MSCAN is synchronized to the CAN bus</p>
3 TIME	<p>Timer Enable</p> <p>This bit activates an internal 16-bit wide free running timer which is clocked by the bit clock rate. If the timer is enabled, a 16-bit time stamp will be assigned to each transmitted/received message within the active TX/RX buffer. Right after the EOF of a valid message on the CAN bus, the time stamp is written to the time stamp registers in the appropriate buffer. The internal timer is reset (all bits set to 0) when disabled. This bit is held low in initialization mode.</p> <p>0 Disable internal MSCAN timer 1 Enable internal MSCAN timer</p>
2 WUPE	<p>Wake-Up Enable</p> <p>This configuration bit allows the MSCAN to restart from sleep mode or from power down mode (entered from sleep) when traffic on CAN is detected. This bit must be configured before sleep mode entry for the selected function to take effect.</p> <p><b>NOTE:</b> The CPU has to make sure that the WUPE bit and the WUPIE wake-up interrupt enable bit are enabled, if the recovery mechanism from stop or wait is required.</p>

*Table continues on the next page...*

### CAN\_CTL0 field descriptions (continued)

Field	Description
	<p>0 Wake-up disabled — The MSCAN ignores traffic on CAN</p> <p>1 Wake-up enabled — The MSCAN is able to restart</p>
1 SLPRQ	<p>Sleep Mode Request</p> <p>This bit requests the MSCAN to enter sleep mode, which is an internal power saving mode. The sleep mode request is serviced when the CAN bus is idle, i.e., the module is not receiving a message and all transmit buffers are empty. The module indicates entry to sleep mode by setting SLPK=1. SLPRQ cannot be set while the WUPIF flag is set. Sleep mode will be active until SLPRQ is cleared by the CPU or, depending on the setting of WUPE, the MSCAN detects activity on the CAN bus and clears SLPRQ itself.</p> <p><b>Note:</b> The CPU cannot clear SLPRQ before the MSCAN has entered sleep mode (SLPRQ=1 and SLPK=1).</p> <p>0 Running — The MSCAN functions normally</p> <p>1 Sleep mode request — The MSCAN enters sleep mode when CAN bus idle</p>
0 INITRQ	<p>Initialization Mode Request</p> <p>Initialization Mode Request — When this bit is set by the CPU, the MSCAN skips to initialization mode. Any ongoing transmission or reception is aborted and synchronization to the CAN bus is lost. The module indicates entry to initialization mode by setting INITAK=1. The following registers enter their hard reset state and restore their default values:</p> <ul style="list-style-type: none"> <li>• CAN_CTL0 (excluding WUPE, INITRQ, and SLPRQ bits)</li> <li>• CAN_RFLG (TSTAT1, TSTAT0, RSTAT1, and RSTAT0 are not affected by initialization mode)</li> <li>• CAN_RIER</li> <li>• CAN_TFLG</li> <li>• CAN_TIER</li> <li>• CAN_TARQ</li> <li>• CAN_TAAK</li> <li>• CAN_TBSEL</li> </ul> <p>The following registers can only be written by the CPU when the MSCAN is in initialization mode (INITRQ=1 and INITAK=1)</p> <ul style="list-style-type: none"> <li>• CAN_CTL1</li> <li>• CAN_BTR0</li> <li>• CAN_BTR1</li> <li>• CAN_IDAC</li> <li>• CAN_IDAR0-7</li> <li>• CAN_IDMR0-7</li> </ul> <p>The values of the error counters are not affected by initialization mode. When this bit is cleared by the CPU, the MSCAN restarts and then tries to synchronize to the CAN bus. If the MSCAN is not in bus-off state, it synchronizes after 11 consecutive recessive bits on the CAN bus; if the MSCAN is in bus-off state, it continues to wait for 128 occurrences of 11 consecutive recessive bits. Writing to other bits in CAN_CTL0, CAN_RFLG, CAN_RIER, CAN_TFLG, or CAN_TIER must be done only after initialization mode is exited, which is INITRQ=0 and INITAK=0.</p> <p><b>NOTE:</b> The CPU cannot clear INITRQ before the MSCAN has entered initialization mode (INITRQ=1 and INITAK=1).</p> <p>To protect from accidentally violating the CAN protocol, the TXCAN pin is immediately forced to a recessive state when the initialization mode is requested by the CPU. Thus, the recommended procedure is to bring the MSCAN into sleep mode (SLPRQ=1 and SLPK=1) before requesting initialization mode.</p>

Table continues on the next page...

### CAN\_CTL0 field descriptions (continued)

Field	Description
0	Normal operation
1	MSCAN in initialization mode

### 30.3.3 MSCAN Control Register 1 (CAN\_CTL1)

The CAN\_CTL1 register provides various control bits and handshake status information of the MSCAN module

Read: Anytime

Write: Anytime when INITRQ=1 and INITAK=1, except CANE which is write once when the MSCAN is in initialization mode (INITRQ= 1 and INITAK=1).

Address: E700h base + 1h offset = E701h

Bit	15	14	13	12	11	10	9	8
Read	0							
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	CANE	CLKSRC	LOOPB	LISTEN	BORM	WUPM	SLPAK	INITAK
Write								
Reset	0	0	0	1	0	0	0	1

### CAN\_CTL1 field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7 CANE	CAN Enable Used to enable the CAN 0 MSCAN module is disabled 1 MSCAN module is enabled
6 CLKSRC	MSCAN Clock Source This bit defines the clock source for the MSCAN module (only for systems with a clock generation module). 0 MSCAN clock source is the oscillator clock 1 MSCAN clock source is the bus clock
5 LOOPB	Loop Back Self Test Mode When this bit is set, the MSCAN performs an internal loopback which can be used for self test operation. The bit stream output of the transmitter is fed back to the receiver internally. The RXCAN input pin is

Table continues on the next page...

### CAN\_CTL1 field descriptions (continued)

Field	Description
	<p>ignored and the TXCAN output goes to the recessive state (logic 1). The MSCAN behaves as it does normally when transmitting and treats its own transmitted message as a message received from a remote node. In this state, the MSCAN ignores the bit sent during the ACK slot in the CAN frame acknowledge field to ensure proper reception of its own message. Both transmit and receive interrupts are generated.</p> <p>0 Loopback self test disabled 1 Loopback self test enabled</p>
4 LISTEN	<p>Listen Only Mode</p> <p>This bit configures the MSCAN as a CAN bus monitor. When LISTEN is set, all valid CAN messages with matching ID are received, but no acknowledgement or error frames are sent out. In addition, the error counters are frozen. Listen only mode supports applications which require “hot plugging” or throughput analysis. The MSCAN is unable to transmit any messages when listen only mode is active.</p> <p>0 Normal operation 1 Listen only mode activated</p>
3 BORM	<p>Bus-Off Recovery Mode</p> <p>This bits configures the bus-off state recovery mode of the MSCAN.</p> <p>0 Automatic bus-off recovery (see Bosch CAN 2.0A/B protocol specification) 1 Bus-off recovery upon user request</p>
2 WUPM	<p>Wake-Up Mode</p> <p>If WUPE in CAN_CTL0 is enabled, this bit defines whether the integrated low-pass filter is applied to protect the MSCAN from spurious wake-up.</p> <p>0 MSCAN wakes up on any dominant level on the CAN bus 1 MSCAN wakes up only in case of a dominant pulse on the CAN bus that has a length of <math>T_{WAKEUP}</math></p>
1 SLPAK	<p>Sleep Mode Acknowledge</p> <p>This flag indicates whether the MSCAN module has entered sleep mode. It is used as a handshake flag for the SLPRQ sleep mode request. Sleep mode is active when SLPRQ=1 and SLPAK=1. Depending on the setting of WUPE, the MSCAN will clear the flag if it detects activity on the CAN bus while in sleep mode.</p> <p>0 Running — The MSCAN operates normally 1 Sleep mode active — The MSCAN has entered sleep mode</p>
0 INITAK	<p>Initialization Mode Acknowledge</p> <p>This flag indicates whether the MSCAN module is in initialization mode. It is used as a handshake flag for the INITRQ initialization mode request. Initialization mode is active when INITRQ=1 and INITAK=1. The registers CAN_CTL1, CAN_BTR0, CAN_BTR1, CAN_IDAC, CAN_IDAR0–CAN_IDAR7, and CAN_IDMR0–CAN_IDMR7 can be written only by the CPU when the MSCAN is in initialization mode.</p> <p>0 Running — The MSCAN operates normally 1 Initialization mode active — The MSCAN has entered initialization mode</p>


### 30.3.4 MSCAN Bus Timing Register 0 (CAN\_BTR0)

The CAN\_BTR0 register configures various CAN bus timing parameters of the MSCAN module.

Read: Anytime

Write: Anytime in initialization mode (INITRQ=1 and INITAK=1)

Address: E700h base + 2h offset = E702h



#### CAN\_BTR0 field descriptions

Field	Description																																																	
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.																																																	
7–6 SJW	Synchronization Jump Width  The synchronization jump width defines the maximum number of time quanta (Tq) clock cycles a bit can be shortened or lengthened to achieve resynchronization to data transitions on the CAN bus.  00 Synchronization Jump Width 1 Tq Clock Cycle 01 Synchronization Jump Width 2 Tq Clock Cycle 10 Synchronization Jump Width 3 Tq Clock Cycle 11 Synchronization Jump Width 4 Tq Clock Cycle																																																	
5–0 BRP	Baud Rate Prescaler  These bits determine the time quanta (Tq) clock which is used to build up the bit timing.  <b>Table 30-9. Baud Rate Prescaler</b> <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>BRP5</th><th>BRP4</th><th>BRP3</th><th>BRP2</th><th>BRP1</th><th>BRP0</th><th>Prescaler value (P)</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>2</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>3</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>4</td></tr> <tr><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>64</td></tr> </tbody> </table>	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0	Prescaler value (P)	0	0	0	0	0	0	1	0	0	0	0	0	1	2	0	0	0	0	1	0	3	0	0	0	0	1	1	4	:	:	:	:	:	:	:	1	1	1	1	1	1	64
BRP5	BRP4	BRP3	BRP2	BRP1	BRP0	Prescaler value (P)																																												
0	0	0	0	0	0	1																																												
0	0	0	0	0	1	2																																												
0	0	0	0	1	0	3																																												
0	0	0	0	1	1	4																																												
:	:	:	:	:	:	:																																												
1	1	1	1	1	1	64																																												

### 30.3.5 MSCAN Bus Timing Register 1 (CAN\_BTR1)

The CAN\_BTR1 register configures various CAN bus timing parameters of the MSCAN module.

Address: E700h base + 3h offset = E703h

Bit	15	14	13	12	11	10	9	8
Read	0							
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	SAMP		TSEG2			TSEG1		
Write								
Reset	0	0	0	0	0	0	0	0

#### CAN\_BTR1 field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7 SAMP	Sampling This bit determines the number of CAN bus samples taken per bit time.  0 One sample per bit. The resulting bit value is equal to the value of the single bit positioned at the sample point. 1 Three samples per bit. In this case, PHASE_SEG1 must be at least 2 time quanta (Tq). The resulting bit value is determined by using majority rule on the three total samples. For higher bit rates, it is recommended that only one sample is taken per bit time (SAMP=0)
6–4 TSEG2	Time Segment 2 Time segments within the bit time fix the number of clock cycles per bit time and the location of the sample point.  000 1 Tq clock cycle (This setting is not valid) 001 2 Tq clock cycles 010 3 Tq clock cycles 011 4 Tq clock cycles 100 5 Tq clock cycles 101 6 Tq clock cycles 110 7 Tq clock cycles 111 8 Tq clock cycles
3–0 TSEG1	Time Segment 1 Time segments within the bit time fix the number of clock cycles per bit time and the location of the sample point.  0000 1 Tq clock cycles (This setting is not valid) 0001 2 Tq clock cycles (This setting is not valid)

Table continues on the next page...

### CAN\_BTR1 field descriptions (continued)

Field	Description
0010	3 Tq clock cycles (This setting is not valid)
0011	4 Tq clock cycles
0100	5 Tq clock cycles
0101	6 Tq clock cycles
0110	7 Tq clock cycles
0111	8 Tq clock cycles
1000	9 Tq clock cycles
1001	10 Tq clock cycles
1010	11 Tq clock cycles
1011	12 Tq clock cycles
1100	13 Tq clock cycles
1101	14 Tq clock cycles
1110	15 Tq clock cycles
1111	16 Tq clock cycles

### 30.3.6 MSCAN Receiver Flag Register (CAN\_RFLG)

A flag can be cleared only by software (writing a 1 to the corresponding bit position) when the condition which caused the setting is no longer valid. Every flag has an associated interrupt enable bit in the CAN\_RIER register.

#### NOTE

The CAN\_RFLG register is held in the reset state (RSTAT[1:0] and TSTAT[1:0] bits are not affected by initialization mode) when the initialization mode is active (INITRQ=1 and INITAK=1). This register is writable again as soon as the initialization mode is exited (INITRQ=0 and INITAK=0).

Address: E700h base + 4h offset = E704h

Bit	15	14	13	12	11	10	9	8
Read	0							
Write	[Shaded]							
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	WUPIF	CSCIF	RSTAT		TSTAT		OVRIF	RXF
Write	[Shaded]	[Shaded]	[Shaded]		[Shaded]		[Shaded]	[Shaded]
Reset	0	0	0	0	0	0	0	0

### CAN\_RFLG field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7 WUPIF	Wake-up Interrupt Flag  If the MSCAN detects CAN bus activity while in sleep mode, the module will set WUPIF. If not masked, a wake-up interrupt is pending while this flag is set.  0 No wakeup activity observed while in sleep mode 1 MSCAN detected activity on the CAN bus and requested wakeup
6 CSCIF	CAN Status Change Interrupt Flag  This flag is set when the MSCAN changes its current CAN bus status due to the actual value of the transmit error counter (TEC) and the receive error counter (REC). An additional 4-bit (RSTAT[1:0], TSTAT[1:0]) status register, which is split into separate sections for TEC/REC, informs the system on the actual CAN bus status. If not masked, an error interrupt is pending while this flag is set. CSCIF provides a blocking interrupt. That guarantees that the receiver/transmitter status bits (RSTAT/TSTAT) are only updated when no CAN status change interrupt is pending. If the TECs/RECs change their current value after the CSCIF is asserted, which would cause an additional state change in the RSTAT/TSTAT bits, these bits keep their status until the current CSCIF interrupt is cleared again.  0 No change in CAN bus status occurred since last interrupt 1 MSCAN changed current CAN bus status
5–4 RSTAT	Receiver Status Bits  The values of the error counters control the actual CAN bus status of the MSCAN. As soon as the status change interrupt flag (CSCIF) is set, these bits indicate the appropriate receiver related CAN bus status of the MSCAN.  Redundant Information for the most critical CAN bus status which is “bus-off”. This only occurs if the Tx error counter exceeds a number of 255 errors. Bus-off affects the receiver state. As soon as the transmitter leaves its bus-off state the receiver state skips to RxOK too. Refer also to TSTAT coding in this register.  00 RxOK: $0 \leq$ receiver error counter $\leq$ 96 01 RxWRN: $96 <$ receiver error counter $\leq$ 127 10 RxERR: $127 <$ receiver error counter $\leq$ 255 11 Bus-Off: receiver error counter $>$ 255
3–2 TSTAT	Transmitter Status Bits  The values of the error counters control the actual CAN bus status of the MSCAN. As soon as the status change interrupt flag (CSCIF) is set, these bits indicate the appropriate transmitter related CAN bus status of the MSCAN.  00 TxOK: $0 \leq$ transmit error counter $\leq$ 96 01 TxWRN: $96 <$ transmit error counter $\leq$ 127 10 TxERR: $127 <$ transmit error counter $\leq$ 255 11 Bus-Off: transmit error counter $>$ 255
1 OVRIF	Overrun Interrupt Flag  This flag is set when a data overrun condition occurs. If not masked, an error interrupt is pending while this flag is set.  0 No data overrun condition 1 A data overrun detected

Table continues on the next page...



### CAN\_RFLG field descriptions (continued)

Field	Description
0 RXF	<p>Receive Buffer Full Flag</p> <p>RXF is set by the MSCAN when a new message is shifted in the receiver FIFO. This flag indicates whether the shifted buffer is loaded with a correctly received message (matching identifier, matching cyclic redundancy code (CRC) and no other errors detected). After the CPU has read that message from the RxFG buffer in the receiver FIFO, the RXF flag must be cleared to release the buffer. A set RXF flag prohibits the shifting of the next FIFO entry into the foreground buffer (RxFG). If not masked, a receive interrupt is pending while this flag is set.</p> <p>To ensure data integrity, do not read the receive buffer registers while the RXF flag is cleared.</p> <p>0 No new message available within the RxFG 1 The receiver FIFO is not empty. A new message is available in the RxFG</p>

### 30.3.7 MSCAN Receiver Interrupt Enable Register (CAN\_RIER)

This register contains the interrupt enable bits for the interrupt flags described in the CAN\_RFLG register.

The CAN\_RIER register is held in the reset state when the initialization mode is active (INTRQ=1 and INITAK=1). This register is writable when not in initialization mode (INTRQ=0 and INITAK=0)

Read: Anytime

Write: Anytime when not in initialization mode

Address: E700h base + 5h offset = E705h

Bit	15	14	13	12	11	10	9	8
Read	0							
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	WUPIE	CSCIE	RSTATE		TSTATE		OVRIE	RXFIE
Write								
Reset	0	0	0	0	0	0	0	0

### CAN\_RIER field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7 WUPIE	<p>Wake-up Interrupt Enable</p> <p>WUPIE and WUPE must both be enabled if the recovery mechanism from stop or wait is required.</p>

Table continues on the next page...

**CAN\_RIER field descriptions (continued)**

Field	Description
	0 No interrupt request is generated from this event. 1 A wake-up event causes a Wake-Up interrupt request.
6 CSCIE	CAN Status Change Interrupt Enable  0 No interrupt request is generated from this event. 1 A CAN status change event causes an error interrupt request.
5-4 RSTATE	Receiver Status Change Enable  These RSTAT enable bits control the sensitivity level in which receiver state changes are causing CSCIF interrupts. Independent of the chosen sensitivity level the RSTAT flags continue to indicate the actual receiver state and are only updated if no CSCIF interrupt is pending.  Bus-off state is defined by the CAN standard (see Bosch CAN 2.0A/B protocol specification: for only transmitters). Because the only possible state change for the transmitter from bus-off to TxOK also forces the receiver to skip its current state to RxOK, the coding of the RSTAT[1:0] flags define an additional bus-off state for the receiver.  00 Do not generate any CSCIF interrupt caused by transmitter state changes. 01 Generate CSCIF interrupt only if the transmitter enters or leaves “bus-off” state. Discard other transmitter state changes for generating CSCIF interrupt. 10 Generate CSCIF interrupt only if the transmitter enters or leaves “TxErr” or “bus-off” state. Discard other transmitter state changes for generating CSCIF interrupt. 11 Generate CSCIF interrupt on all state changes.
3-2 TSTATE	Transmitter Status Change Enable  These TSTAT enable bits control the sensitivity level in which transmitter state changes are causing CSCIF interrupts. Independent of the chosen sensitivity level, the TSTAT flags continue to indicate the actual transmitter state and are only updated if no CSCIF interrupt is pending.  00 Do not generate any CSCIF interrupt caused by transmitter state changes. 01 Generate CSCIF interrupt only if the transmitter enters or leaves “bus-off” state. Discard other transmitter state changes for generating CSCIF interrupt. 10 Generate CSCIF interrupt only if the transmitter enters or leaves “TxErr” or “bus-off” state. Discard other transmitter state changes for generating CSCIF interrupt. 11 Generate CSCIF interrupt on all state changes.
1 OVRIE	Overrun Interrupt Enable  0 No interrupt request is generated from this event. 1 An overrun event causes an error interrupt request.
0 RXFIE	Receiver Full Interrupt Enable  0 No interrupt request is generated from this event. 1 A receive buffer full (successful message reception) event causes a receiver interrupt request.

**30.3.8 MSCAN Transmitter Flag Register (CAN\_TFLG)**

The transmit buffer empty flags each have an associated interrupt enable bit in the CAN\_TIER register.

The CAN\_TFLG register is held in the reset state when the initialization mode is active (INITRQ=1 and INITAK=1). This register is writable when not in initialization mode (INITRQ=0 and INITAK=0).

Read: Anytime

Write: Anytime for TXEx flags when not in initialization mode; write of 1 clears flag, write of 0 is ignored

Address: E700h base + 6h offset = E706h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Read	0								TXE								
Write	[Shaded]																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

**CAN\_TFLG field descriptions**

Field	Description
15–3 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
2–0 TXE	<p>Transmitter Buffer Empty</p> <p>TXE[2:0] This flag indicates that the associated transmit message buffer is empty, and thus not scheduled for transmission. The CPU must clear the flag after a message is set up in the transmit buffer and is due for transmission. The MSCAN sets the flag after the message is sent successfully. The flag is also set by the MSCAN when the transmission request is successfully aborted due to a pending abort request. If not masked, a transmit interrupt is pending while this flag is set.</p> <p>Clearing a TXEx flag also clears the corresponding ABTAKx. When a TXEx flag is set, the corresponding ABTRQx bit is cleared. When listen-mode is active, the TXEx flags cannot be cleared and no transmission is started.</p> <p>Read and write accesses to the transmit buffer will be blocked, if the corresponding TXEx bit is cleared (TXEx=0) and the buffer is scheduled for transmission.</p> <p>0 The associated message buffer is full (loaded with a message due for transmission) 1 The associated message buffer is empty (not scheduled)</p>

### 30.3.9 MSCAN Transmitter Interrupt Enable Register (CAN\_TIER)

**NOTE**

The CAN\_TIER register is held in the reset state when the initialization mode is active (INITRQ = 1 and INITAK = 1). This register is writable when not in initialization mode (INITRQ = 0 and INITAK = 0).

Address: E700h base + 7h offset = E707h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0													TXEIE		
Write	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**CAN\_TIER field descriptions**

Field	Description
15–3 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
2–0 TXEIE	Transmitter Empty Interrupt Enable  0 No interrupt request is generated from this event. 1 A transmitter empty (transmit buffer available for transmission) event causes a transmitter empty interrupt request.

### 30.3.10 MSCAN Transmitter Message Abort Request Register (CAN\_TARQ)

The CAN\_TARQ register allows abort request of queued messages

**NOTE**

The CAN\_TARQ register is held in the reset state when the initialization mode is active (INITRQ=1 and INITAK=1). This register is writable when not in initialization mode (INITRQ=0 and INITAK=0).

Read: Anytime

Write: Anytime when not in initialization mode

Address: E700h base + 8h offset = E708h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0													ABTRQ		
Write	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**CAN\_TARQ field descriptions**

Field	Description
15–3 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
2–0 ABTRQ	<p>Abort Request</p> <p>The CPU sets the ABTRQx bit to request that a scheduled message buffer (TXEx=0) be aborted. The MSCAN grants the request if the message has not already started transmission, or if the transmission is not successful (lost arbitration or error). When a message is aborted, the associated TXE and abort acknowledge flags are set and a transmit interrupt occurs if enabled. The CPU cannot reset ABTRQx. ABTRQx is reset whenever the associated TXE flag is set.</p> <p>0 No abort request 1 Abort request pending</p>

### 30.3.11 MSCAN Transmitter Message Abort Acknowledge Register (CAN\_TAAK)

The CAN\_TAAK register indicates the successful abort of a queued message, if requested by the appropriate bits in the CAN\_TARQ register.

**NOTE**

The CAN\_TAAK register is held in the reset state when the initialization mode is active (INITRQ=1 and INITAK=1).

Read: Anytime

Write: Unimplemented for ABTAK flags

Address: E700h base + 9h offset = E709h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0													ABTAK		
Write	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**CAN\_TAAK field descriptions**

Field	Description
15–3 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

*Table continues on the next page...*

### CAN\_TAAK field descriptions (continued)

Field	Description
2-0 ABTAK	<p>Abort Acknowledge</p> <p>This flag acknowledges that a message was aborted due to a pending abort request from the CPU. After a particular message buffer is flagged empty, this flag can be used by the application software to identify whether the message was aborted successfully or was sent anyway. The ABTAKx flag is cleared whenever the corresponding TXE flag is cleared.</p> <p>0 The message was not aborted. 1 The message was aborted.</p>

### 30.3.12 MSCAN Transmit Buffer Selection Register (CAN\_TBSEL)

The CAN\_TBSEL register allows the selection of the actual transmit message buffer, which then will be accessible in the CAN\_TXFG register space.

#### NOTE

The CAN\_TBSEL register is held in the reset state when the initialization mode is active (INITRQ=1 and INITAK=1). This register is writable when not in initialization mode (INITRQ=0 and INITAK=0).

Read: Find the lowest ordered bit set to 1, all other bits will be read as 0

Write: Anytime when not in initialization mode

Address: E700h base + Ah offset = E70Ah

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								TX[2:0]							
Write	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### CAN\_TBSEL field descriptions

Field	Description
15-3 Reserved	<p>This field is reserved.</p> <p>This read-only field is reserved and always has the value 0.</p>
2-0 TX[2:0]	<p>Transmit Buffer Select</p> <p>The lowest numbered bit places the respective transmit buffer in the CAN_TXFG register space (e.g., TX1=1 and TX0=1 selects transmit buffer TX0; TX1=1 and TX0=0 selects transmit buffer TX1). Read and write accesses to the selected transmit buffer will be blocked, if the corresponding TXEx bit is cleared and the buffer is scheduled for transmission.</p> <p>The following gives a short programming example of the usage of the CAN_TBSEL register:</p>

*Table continues on the next page...*

### CAN\_TBSEL field descriptions (continued)

Field	Description
	<p>To get the next available transmit buffer, application software must read the CAN_TFLG register and write this value back into the CAN_TBSEL register. In this example Tx buffers TX1 and TX2 are available. The value read from CAN_TFLG is therefore 0b0000_0110. When writing this value back to CAN_TBSEL, the Tx buffer TX1 is selected in the CAN_TXFG because the lowest numbered bit set to 1 is at bit position 1. Reading back this value out of CAN_TBSEL results in 0b0000_0010, because only the lowest numbered bit position set to 1 is presented. This mechanism eases the application software the selection of the next available Tx buffer.</p> <p>If all transmit message buffers are deselected, no accesses are allowed to the CAN_TXFG registers.</p> <p>0 The associated message buffer is deselected            1 The associated message buffer is selected, if lowest numbered bit</p>

### 30.3.13 MSCAN Identifier Acceptance Control Register (CAN\_IDAC)

The CAN\_IDAC register is used for identifier acceptance control.

Read: Anytime

Write: Anytime in initialization mode (INITRQ=1 and INITAK=1), except bits IDHITx, which are read-only

Address: E700h base + Bh offset = E70Bh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								IDAM		0	IDHIT				
Write									IDAM							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### CAN\_IDAC field descriptions

Field	Description
15–6 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
5–4 IDAM	ID Acceptance Mode 00 Two 32-Bit Acceptance Filters 01 Four 16-Bit Acceptance Filters 10 Eight 8-Bit Acceptance Filters 11 Filter Closed
3 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
2–0 IDHIT	Identifier Acceptance Hit Indicator The MSCAN sets these flags to indicate an identifier acceptance hit. The IDHITx indicators are always related to the message in the foreground buffer (CAN_RXFG). When a message gets shifted into the foreground buffer of the receiver FIFO the indicators are updated as well.

Table continues on the next page...

### CAN\_IDAC field descriptions (continued)

Field	Description
000	Filter 0 Hit
001	Filter 1 Hit
010	Filter 2 Hit
011	Filter 3 Hit
100	Filter 4 Hit
101	Filter 5 Hit
110	Filter 6 Hit
111	Filter 7 Hit

### 30.3.14 MSCAN Miscellaneous Register (CAN\_MISC)

Read: Anytime

Write: Anytime; writing 1 clears flag; writing 0 is ignored

Address: E700h base + Dh offset = E70Dh

Bit	15	14	13	12	11	10	9	8
Read	0							
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	0							BOHOLD
Write								BOHOLD
Reset	0	0	0	0	0	0	0	0

### CAN\_MISC field descriptions

Field	Description
15–1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
0 BOHOLD	<p>Bus-off State Hold Until User Request</p> <p>If the BORM bit is set in control register 1, this bit indicates whether the module has entered the bus-off state. Clearing this bit requests recovery from the bus-off state.</p> <p>0 Module is not in bus-off state, or recovery has been requested by user in bus-off state 1 Module is in bus-off state and holds this state until user requests recovery</p>

### 30.3.15 MSCAN Receive Error Counter Register (CAN\_RXERR)

This register reflects the status of the MSCAN receive error counter.



Read: Only when in sleep mode (SLPRQ=1 and SLPK=1) or initialization mode (INITRQ=1 and INITAK=1)

Write: Unimplemented

**NOTE**

Reading this register when in any other mode other than sleep or initialization mode may return an incorrect value.

Writing to this register when in special modes can alter the MSCAN functionality.

Address: E700h base + Eh offset = E70Eh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								RXERR							
Write	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**CAN\_RXERR field descriptions**

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 RXERR	MSCAN Receive Error Counter Bits

**30.3.16 MSCAN Transmit Error Counter Register (CAN\_TXERR)**

This register reflects the status of the MSCAN transmit error counter.

Read: Only when in sleep mode (SLPRQ=1 and SLPK=1) or initialization mode (INITRQ=1 and INITAK=1)

Write: Unimplemented

**NOTE**

Reading this register when in any other mode other than sleep or initialization mode, may return an incorrect value.

Writing to this register when in special modes can alter the MSCAN functionality.

### Memory Map and Register Definition

Address: E700h base + Fh offset = E70Fh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								TXERR							
Write	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### CAN\_TXERR field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 TXERR	MSCAN Transmit Error Counter Bits

### 30.3.17 MSCAN Identifier Acceptance Registers (First Bank) (CAN\_IDARn)

On reception, each message is written into the background receive buffer. The CPU is only signalled to read the message if it passes the criteria in the identifier acceptance and identifier mask registers (accepted); otherwise, the message is overwritten by the next message (dropped).

The acceptance registers of the MSCAN are applied on the CAN\_IDR0–CAN\_IDR3 registers of incoming messages in a bit by bit manner.

For extended identifiers, all four acceptance and mask registers are applied. For standard identifiers, only the first two (CAN\_IDAR0/1, CAN\_IDMR0/1) are applied.

These registers can be read anytime and can be modified by writing anytime in initialization mode (INTRQ=1 and INITAK=1).

Address: E700h base + 10h offset + (1d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								AC							
Write	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### CAN\_IDARn field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 AC	Acceptance Code Bits  AC[7:0] comprise a user-defined sequence of bits with which the corresponding bits of the related identifier register (IDRn) of the receive message buffer are compared. The result of this comparison is then masked with the corresponding identifier mask register.

### 30.3.18 MSCAN Identifier Mask Registers (First Bank) (CAN\_IDMRn)

The identifier mask register specifies which of the corresponding bits in the identifier acceptance register are relevant for acceptance filtering. To receive standard identifiers in 32 bit filter mode, it is required to program the last three bits (AM[2:0]) in the mask registers CAN\_IDMR1 and CAN\_IDMR5 to “don’t care.” To receive standard identifiers in 16 bit filter mode, it is required to program the last three bits (AM[2:0]) in the mask registers CAN\_IDMR1, CAN\_IDMR3, CAN\_IDMR5, and CAN\_IDMR7 to “don’t care.”

These registers can be read anytime and can be modified by writing anytime in initialization mode (INTRQ=1 and INITAK=1).

Address: E700h base + 14h offset + (1d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								AM							
Write	0								0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### CAN\_IDMRn field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 AM	<p>Acceptance Mask Bits</p> <p>AM[7:0] If a particular bit in this register is cleared, this indicates that the corresponding bit in the identifier acceptance register must be the same as its identifier bit before a match is detected. The message is accepted if all such bits match. If a bit is set, it indicates that the state of the corresponding bit in the identifier acceptance register does not affect whether or not the message is accepted.</p> <p>0 Match corresponding acceptance code register and identifier bits 1 Ignore corresponding acceptance code register bit</p>

### 30.3.19 MSCAN Identifier Acceptance Registers (Second Bank) (CAN\_IDARn)

On reception, each message is written into the background receive buffer. The CPU is only signalled to read the message if it passes the criteria in the identifier acceptance and identifier mask registers (accepted); otherwise, the message is overwritten by the next message (dropped).

The acceptance registers of the MSCAN are applied on the CAN\_IDR0–CAN\_IDR3 registers of incoming messages in a bit by bit manner.

For extended identifiers, all four acceptance and mask registers are applied. For standard identifiers, only the first two (CAN\_IDAR0/1, CAN\_IDMR0/1) are applied.

These registers can be read anytime and can be modified by writing anytime in initialization mode (INTRQ=1 and INITAK=1).

Address: E700h base + 18h offset + (1d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								AC							
Write	0								0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**CAN\_IDARn field descriptions**

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 AC	Acceptance Code Bits AC[7:0] comprise a user-defined sequence of bits with which the corresponding bits of the related identifier register (IDRn) of the receive message buffer are compared. The result of this comparison is then masked with the corresponding identifier mask register.

**30.3.20 MSCAN Identifier Mask Registers (Second Bank) (CAN\_IDMRn)**

The identifier mask register specifies which of the corresponding bits in the identifier acceptance register are relevant for acceptance filtering. To receive standard identifiers in 32 bit filter mode, it is required to program the last three bits (AM[2:0]) in the mask registers CAN\_IDMR1 and CAN\_IDMR5 to “don’t care.” To receive standard identifiers in 16 bit filter mode, it is required to program the last three bits (AM[2:0]) in the mask registers CAN\_IDMR1, CAN\_IDMR3, CAN\_IDMR5, and CAN\_IDMR7 to “don’t care.”

These registers can be read anytime and can be modified by writing anytime in initialization mode (INTRQ=1 and INITAK=1).

Address: E700h base + 1Ch offset + (1d × i), where i=0d to 3d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								AM							
Write	0								0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### CAN\_IDMR<sub>n</sub> field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 AM	<p>Acceptance Mask Bits</p> <p>AM[7:0] If a particular bit in this register is cleared, this indicates that the corresponding bit in the identifier acceptance register must be the same as its identifier bit before a match is detected. The message is accepted if all such bits match. If a bit is set, it indicates that the state of the corresponding bit in the identifier acceptance register does not affect whether or not the message is accepted.</p> <p>0 Match corresponding acceptance code register and identifier bits 1 Ignore corresponding acceptance code register bit</p>

### 30.3.21 MSCAN Receive and Transmit Buffer Identifier Register 0 - Extended Identifier Mapping (CAN\_nXFG\_IDR0\_EXT)

The identifier registers for an extended format identifier consists of a total of 32 bits: the ID[28:0], SRR, IDE, and RTR bits.

Address: E700h base + 20h offset + (16d × i), where i=0d to 1d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								ID[28:21]							
Write	0								0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### CAN\_nXFG\_IDR0\_EXT field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 ID[28:21]	<p>Extended Format Identifier</p> <p>The identifiers consist of 29 bits (ID[28:0]) for the extended format. ID28 is the most significant bit (MSB) and is transmitted first on the CAN bus during the arbitration procedure. The priority of an identifier is defined to be highest for the smallest binary number.</p>

### 30.3.22 MSCAN Receive and Transmit Buffer Identifier Register 0 - Standard Identifier Mapping (CAN\_nXFG\_IDR0\_STD)

The identifier registers for a standard format identifier consists of a total of 13 bits: the ID[10:0], RTR, and IDE bits.

Address: E700h base + 20h offset + (16d × i), where i=0d to 1d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								ID[10:3]							
Write	0								0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**CAN\_nXFG\_IDR0\_STD field descriptions**

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 ID[10:3]	Standard Format Identifier  The identifiers consist of 11 bits (ID[10:0]) for the standard format. ID10 is the most significant bit (MSB) and is transmitted first on the CAN bus during the arbitration procedure. The priority of an identifier is defined to be highest for the smallest binary number.

### 30.3.23 MSCAN Receive and Transmit Buffer Identifier Register 1 - Extended Identifier Mapping (CAN\_nXFG\_IDR1\_EXT)

The identifier registers for an extended format identifier consists of a total of 32 bits: the ID[28:0], SRR, IDE, and RTR bits.

Address: E700h base + 21h offset + (16d × i), where i=0d to 1d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								ID_20_18	SRR	IDE	ID_17_15				
Write	0								0	0	0	0	0	0	0	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**CAN\_nXFG\_IDR1\_EXT field descriptions**

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–5 ID_20_18	Extended Format Identifier

*Table continues on the next page...*

### CAN\_nXFG\_IDR1\_EXT field descriptions (continued)

Field	Description
	The identifiers consist of 29 bits (ID[28:0]) for the extended format. ID28 is the most significant bit (MSB) and is transmitted first on the CAN bus during the arbitration procedure. The priority of an identifier is defined to be highest for the smallest binary number.
4 SRR	Substitute Remote Request (set to 1)  This fixed recessive bit is used only in extended format. It must be set to 1 by the user for transmission buffers and is stored as received on the CAN bus for receive buffers.
3 IDE	ID Extended (set to 1)  This flag indicates whether the extended or standard identifier format is applied in this buffer. In the case of a receive buffer, the flag is set as received and indicates to the CPU how to process the buffer identifier registers. In the case of a transmit buffer, the flag indicates to the MSCAN what type of identifier to send.  0 Standard format (11 bit) 1 Extended format (29 bit)
2-0 ID_17_15	Extended Format Identifier  The identifiers consist of 29 bits (ID[28:0]) for the extended format. ID28 is the most significant bit (MSB) and is transmitted first on the CAN bus during the arbitration procedure. The priority of an identifier is defined to be highest for the smallest binary number.

### 30.3.24 MSCAN Receive and Transmit Buffer Identifier Register 1 - Standard Identifier Mapping (CAN\_nXFG\_IDR1\_STD)

The identifier registers for a standard format identifier consists of a total of 13 bits: the ID[10:0], RTR, and IDE bits.

Address: E700h base + 21h offset + (16d × i), where i=0d to 1d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								ID[2:0]			RTR	IDE	Reserved		
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### CAN\_nXFG\_IDR1\_STD field descriptions

Field	Description
15-8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7-5 ID[2:0]	Standard Format Identifier  The identifiers consist of 11 bits (ID[10:0]) for the standard format. ID10 is the most significant bit (MSB) and is transmitted first on the CAN bus during the arbitration procedure. The priority of an identifier is defined to be highest for the smallest binary number.
4 RTR	Remote Transmission Request

Table continues on the next page...

### CAN\_nXFG\_IDR1\_STD field descriptions (continued)

Field	Description
	<p>This bit reflects the status of the remote transmission request bit in the CAN frame. In the case of a receive buffer, it indicates the status of the received frame and supports the transmission of an answering frame in software. In the case of a transmit buffer, this bit defines the setting of the RTR bit to be sent.</p> <p>0 Data frame 1 Remote frame</p>
3 IDE	<p>ID Extended (set to 0)</p> <p>This flag indicates whether the extended or standard identifier format is applied in this buffer. In the case of a receive buffer, the flag is set as received and indicates to the CPU how to process the buffer identifier registers. In the case of a transmit buffer, the flag indicates to the MSCAN what type of identifier to send.</p> <p>0 Standard format (11 bit) 1 Extended format (29 bit)</p>
2-0 Unimplemented	<p>This field is reserved. This is a R/W bitfield. The read/write operation has no effect on working of the CAN.</p>

### 30.3.25 MSCAN Receive and Transmit Buffer Identifier Register 2 - Extended Identifier Mapping (CAN\_nXFG\_IDR2\_EXT)

The identifier registers for an extended format identifier consists of a total of 32 bits: the ID[28:0], SRR, IDE, and RTR bits.

Address: E700h base + 22h offset + (16d × i), where i=0d to 1d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								ID[14:7]							
Write	0								0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### CAN\_nXFG\_IDR2\_EXT field descriptions

Field	Description
15-8 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
7-0 ID[14:7]	<p>Extended Format Identifier</p> <p>The identifiers consist of 29 bits (ID[28:0]) for the extended format. ID28 is the most significant bit (MSB) and is transmitted first on the CAN bus during the arbitration procedure. The priority of an identifier is defined to be highest for the smallest binary number.</p>



### 30.3.26 MSCAN Receive and Transmit Buffer Identifier Register 3 - Extended Identifier Mapping (CAN\_nXFG\_IDR3\_EXT)

The identifier registers for an extended format identifier consists of a total of 32 bits: the ID[28:0], SRR, IDE, and RTR bits.

Address: E700h base + 23h offset + (16d × i), where i=0d to 1d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Read	0								ID[6:0]								RTR
Write																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**CAN\_nXFG\_IDR3\_EXT field descriptions**

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–1 ID[6:0]	Extended Format Identifier  The identifiers consist of 29 bits (ID[28:0]) for the extended format. ID28 is the most significant bit (MSB) and is transmitted first on the CAN bus during the arbitration procedure. The priority of an identifier is defined to be highest for the smallest binary number.
0 RTR	Remote Transmission Request  This bit reflects the status of the remote transmission request bit in the CAN frame. In the case of a receive buffer, it indicates the status of the received frame and supports the transmission of an answering frame in software. In the case of a transmit buffer, this bit defines the setting of the RTR bit to be sent.  0 Data frame 1 Remote frame

### 30.3.27 Receive Buffer Data Segment Registers (CAN\_RXFG\_DSRn)

The eight data segment registers, each with bits DB[7:0], contain the data to be received. The number of bytes to be received is determined by the data length code in the corresponding DLR register.

Address: E700h base + 24h offset + (1d × i), where i=0d to 7d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								DB							
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


### CAN\_RXFG\_DSRn field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 DB	Data bits 7-0

### 30.3.28 MSCAN Receive Buffer Data Length Register (CAN\_RXFG\_DLR)

This register keeps the data length field of the CAN frame.

Address: E700h base + 2Ch offset = E72Ch



### CAN\_RXFG\_DLR field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–4 Unimplemented	This field is reserved. This is a R/W bitfield. The read/write operation has no effect on working of the CAN.
3–0 DLC	Data Length Code  The data length code (DLC) bit contains the number of bytes (data byte count) of the respective message. During the transmission of a remote frame, the data length code is transmitted as programmed while the number of transmitted data bytes is always zero. The data byte count ranges from zero to eight for a data frame.  0000 Data Byte Count 0 0001 Data Byte Count 1 0010 Data Byte Count 2 0011 Data Byte Count 3 0100 Data Byte Count 4 0101 Data Byte Count 5 0110 Data Byte Count 6 0111 Data Byte Count 7 1000 Data Byte Count 8

### 30.3.29 Receive Buffer Time Stamp Register - High Byte (CAN\_RXFG\_TSRH)

If the TIME bit is enabled, the MSCAN will write a time stamp to the respective registers in the active transmit or receive buffer right after the EOF of a valid message on the CAN bus (see the section “MSCAN Control Register 0 (CANCTL0)” in this chapter). In case of a transmission, the CPU can only read the time stamp after the respective transmit buffer has been flagged empty.

The timer value, which is used for stamping, is taken from a free running internal CAN bit clock. A timer overrun is not indicated by the MSCAN. The timer is reset (all bits set to 0) during initialization mode. The CPU can only read the time stamp registers.

Read: Anytime when TXEx flag is set (see the section “MSCAN Transmitter Flag Register (CANTFLG)” in this chapter) and the corresponding transmit buffer is selected in CANTBSEL (see the section “MSCAN Transmit Buffer Selection Register (CANTBSEL)” in this chapter).

Write: Unimplemented

Address: E700h base + 2Eh offset = E72Eh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								TSR[15:8]							
Write	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**CAN\_RXFG\_TSRH field descriptions**

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 TSR[15:8]	Time Stamp Register Bits 15-8

### 30.3.30 Receive Buffer Time Stamp Register - Low Byte (CAN\_RXFG\_TSRL)

If the TIME bit is enabled, the MSCAN will write a time stamp to the respective registers in the active transmit or receive buffer right after the EOF of a valid message on the CAN bus (see the section “MSCAN Control Register 0 (CANCTL0)” in this chapter). In case of a transmission, the CPU can only read the time stamp after the respective transmit buffer has been flagged empty.

The timer value, which is used for stamping, is taken from a free running internal CAN bit clock. A timer overrun is not indicated by the MSCAN. The timer is reset (all bits set to 0) during initialization mode. The CPU can only read the time stamp registers.

Write: Unimplemented

Address: E700h base + 2Fh offset = E72Fh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								TSR[7:0]							
Write	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**CAN\_RXFG\_TSRL field descriptions**

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 TSR[7:0]	Time Stamp Register Bits 7-0

**30.3.31 Transmit Buffer Data Segment Registers (CAN\_TXFG\_DSRn)**

The eight data segment registers, each with bits DB[7:0], contain the data to be transmitted. The number of bytes to be transmitted is determined by the data length code in the corresponding DLR register.

Address: E700h base + 34h offset + (1d × i), where i=0d to 7d

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								DB							
Write	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**CAN\_TXFG\_DSRn field descriptions**

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 DB	Data bits 7-0

### 30.3.32 MSCAN Transmit Buffer Data Length Register (CAN\_TXFG\_DLR)

This register keeps the data length field of the CAN frame.

Address: E700h base + 3Ch offset = E73Ch



**CAN\_TXFG\_DLR field descriptions**

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–4 Unimplemented	This field is reserved. This is a R/W bitfield. The read/write operation has no effect on working of the CAN.
3–0 DLC	Data Length Code  0000 Data Byte Count 0 0001 Data Byte Count 1 0010 Data Byte Count 2 0011 Data Byte Count 3 0100 Data Byte Count 4 0101 Data Byte Count 5 0110 Data Byte Count 6 0111 Data Byte Count 7 1000 Data Byte Count 8

### 30.3.33 MSCAN Transmit Buffer Priority Register (CAN\_TXFG\_TBPR)

This register defines the local priority of the associated message buffer. The local priority is used for the internal prioritization process of the CAN and is defined to be highest for the smallest binary number. The CAN implements the following internal prioritization mechanisms:

- All transmission buffers with a cleared TXEn flag participate in the prioritization immediately before the start of frame (SOF) is sent.
- The transmission buffer with the lowest local priority field wins the prioritization.

In cases of more than one buffer having the same lowest priority, the message buffer with the lower index number wins.

**Memory Map and Register Definition**

This is a read anytime register when TXEn flag is set and the corresponding transmit buffer is selected in TBSEL.

This is a write anytime register when TXEn flag is set and the corresponding transmit buffer is selected in TBSEL.

Address: E700h base + 3Dh offset = E73Dh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								PRIO							
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**CAN\_TXFG\_TBPR field descriptions**

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 PRIO	Priority bits

**30.3.34 Transmit Buffer Time Stamp Register - High Byte (CAN\_TXFG\_TSRH)**

If the TIME bit is enabled, the MSCAN will write a time stamp to the respective registers in the active transmit or receive buffer right after the EOF of a valid message on the CAN bus. In case of a transmission, the CPU can only read the time stamp after the respective transmit buffer has been flagged empty.

The timer value, which is used for stamping, is taken from a free running internal CAN bit clock. A timer overrun is not indicated by the MSCAN. The timer is reset (all bits set to 0) during initialization mode. The CPU can only read the time stamp registers.

Read: Anytime when TXEx flag is set and the corresponding transmit buffer is selected in CAN\_TBSEL.

Write: Unimplemented

Address: E700h base + 3Eh offset = E73Eh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								TSR[15:8]							
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**CAN\_TXFG\_TSRH field descriptions**

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 TSR[15:8]	Time Stamp Register Bits 15-8

**30.3.35 Transmit Buffer Time Stamp Register - Low Byte (CAN\_TXFG\_TSRL)**

If the TIME bit is enabled, the MSCAN will write a time stamp to the respective registers in the active transmit or receive buffer right after the EOF of a valid message on the CAN bus. In case of a transmission, the CPU can only read the time stamp after the respective transmit buffer has been flagged empty.

The timer value, which is used for stamping, is taken from a free running internal CAN bit clock. A timer overrun is not indicated by the MSCAN. The timer is reset (all bits set to 0) during initialization mode. The CPU can only read the time stamp registers.

Read: Anytime when TXEx flag is set and the corresponding transmit buffer is selected in CAN\_TBSEL.

Write: Unimplemented

Address: E700h base + 3Fh offset = E73Fh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								TSR[7:0]							
Write	[Shaded area]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**CAN\_TXFG\_TSRL field descriptions**

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 TSR[7:0]	Time Stamp Register Bits 7-0


## 30.4 Functional Description

### 30.4.1 General

This section provides a complete functional description of the MSCAN.



### 30.4.2 Message Storage



**Figure 30-81. User Model for Message Buffer Organization**

The MSCAN facilitates a sophisticated message storage system that addresses the requirements of a broad range of network applications.

### 30.4.2.1 Message Transmit Background

Modern application layer software is built upon two fundamental assumptions:

- Any CAN node is able to send out a stream of scheduled messages without releasing the CAN bus between the two messages. Such nodes arbitrate for the CAN bus immediately after sending the previous message and release the CAN bus only in case of lost arbitration.
- The internal message queue within any CAN node is organized such that the highest priority message is sent out first, if more than one message is ready to be sent.

The behavior described in the bullets above cannot be achieved with a single transmit buffer. That buffer must be reloaded immediately after the previous message is sent. This loading process lasts a finite amount of time and must be completed within the inter-frame sequence (IFS) to be able to send an uninterrupted stream of messages. Even if this is feasible for limited CAN bus speeds, it requires that the CPU reacts with short latencies to the transmit interrupt.

A double buffer scheme de-couples the reloading of the transmit buffer from the actual message sending and, therefore, reduces the reactivity required of the CPU. Problems can arise if the message finishes sending while the CPU re-loads the second buffer. No buffer would then be ready for transmission, and the CAN bus would be released.

At least three transmit buffers are required to meet the first of the above requirements under all circumstances. The MSCAN has three transmit buffers.

The second requirement calls for some sort of internal prioritization, which the MSCAN implements with the "local priority" concept described in the Transmit Structures section .

### 30.4.2.2 Transmit Structures

The MSCAN triple transmit buffer scheme optimizes real-time performance by allowing multiple messages to be set up in advance.

All three buffers have a 13-byte data structure similar to the outline of the receive buffers). An additional Transmit Buffer Priority Register (TBPR) contains an 8-bit local priority field (PRIO). The remaining two bytes are used for time stamping of a message, if required.

To transmit a message, the CPU must identify an available transmit buffer, which is indicated by a set transmitter buffer empty (TXEx) flag. If a transmit buffer is available, the CPU must set a pointer to this buffer by writing to the CAN\_TBSEL register. This

makes the respective buffer accessible within the CAN TXFG address space. The algorithmic feature associated with the CAN\_TBSEL register simplifies the transmit buffer selection. In addition, this scheme makes the handler software simpler because only one address area is applicable for the transmit process, and the required address space is minimized.

The CPU then stores the identifier, the control bits, and the data content into one of the transmit buffers. Finally, the buffer is flagged as ready for transmission by clearing the associated TXEx flag.

The MSCAN then schedules the message for transmission and signals the successful transmission of the buffer by setting the associated TXEx flag. A transmit interrupt is generated<sup>3</sup> when TXEx is set and can be used to drive the application software to re-load the buffer.

If more than one buffer is scheduled for transmission when the CAN bus becomes available for arbitration, the MSCAN uses the local priority setting of the three buffers to determine the prioritization. For this purpose, every transmit buffer has an 8-bit local priority field (PRIO). The application software programs this field when the message is set up. The local priority reflects the priority of this particular message relative to the set of messages being transmitted from this node. The lowest binary value of the PRIO field is defined to be the highest priority. The internal scheduling process takes place whenever the MSCAN arbitrates for the CAN bus. This is also the case after the occurrence of a transmission error.

When a high priority message is scheduled by the application software, it may become necessary to abort a lower priority message in one of the three transmit buffers. Because messages that are already in transmission cannot be aborted, the user must request the abort by setting the corresponding abort request bit (ABTRQ). The MSCAN then grants the request, if possible, by:

1. Setting the corresponding abort acknowledge flag (ABTAKx) in the CAN\_TAAK register.
2. Setting the associated TXEx flag to release the buffer.
3. Generating a transmit interrupt. The transmit interrupt handler software can determine from the setting of the ABTAKx flag whether the message was aborted (ABTAKx=1) or sent (ABTAKx=0).

---

3. The transmit interrupt occurs only if not masked. A polling scheme can be applied on TXEx also.

### 30.4.2.3 Receive Structures

The received messages are stored in a five stage input FIFO. The five message buffers are alternately mapped into a single memory area. The background receive buffer (RxBG) is exclusively associated with the MSCAN, but the foreground receive buffer (RxFG) is addressable by the CPU. This scheme simplifies the handler software because only one address area is applicable for the receive process.

All receive buffers have a size of 15 bytes to store the CAN control bits, the identifier (standard or extended), the data contents, and a time stamp, if enabled.

The receiver full flag (RXF) signals the status of the foreground receive buffer. When the buffer contains a correctly received message with a matching identifier, this flag is set.

On reception, each message is checked to see whether it passes the filter and simultaneously is written into the active RxBG. After successful reception of a valid message, the MSCAN shifts the content of RxBG into the receiver FIFO, sets the RXF flag, and generates a receive interrupt<sup>4</sup> to the CPU. The user's receive handler must read the received message from the RxFG and then reset the RXF flag to acknowledge the interrupt and to release the foreground buffer. A new message, which can follow immediately after the IFS field of the CAN frame, is received into the next available RxBG. If the MSCAN receives an invalid message in its RxBG (wrong identifier, transmission errors, etc.) the actual contents of the buffer will be over-written by the next message. The buffer will then not be shifted into the FIFO.

When the MSCAN module is transmitting, the MSCAN receives its own transmitted messages into the background receive buffer, RxBG, but does not shift it into the receiver FIFO, generate a receive interrupt, or acknowledge its own messages on the CAN bus. The exception to this rule is in loopback mode where the MSCAN treats its own messages exactly like all other incoming messages. The MSCAN receives its own transmitted messages in the event that it loses arbitration. If arbitration is lost, the MSCAN must be prepared to become a receiver.

An overrun condition occurs when all receive message buffers in the FIFO are filled with correctly received messages with accepted identifiers and another message is correctly received from the CAN bus with an accepted identifier. The latter message is discarded and an error interrupt with overrun indication is generated if enabled. The MSCAN remains able to transmit messages while the receiver FIFO is being filled, but all incoming messages are discarded. As soon as a receive buffer in the FIFO is available again, new valid messages will be accepted.

---

4. The receive interrupt occurs only if not masked. A polling scheme can be applied on RXF also.

### 30.4.3 Identifier Acceptance Filter

The MSCAN identifier acceptance registers define the acceptable patterns of the standard or extended identifier (ID[10:0] or ID[28:0]). Any of these bits can be marked 'don't care' in the MSCAN identifier mask registers.


A filter hit is indicated to the application software by a set receive buffer full flag (RXF = 1) and three bits in the CAN\_IDAC register. These identifier hit flags (IDHIT[2:0]) clearly identify the filter section that caused the acceptance. They simplify the application software's task to identify the cause of the receiver interrupt. If more than one hit occurs (two or more filters match), the lower hit has priority.

A very flexible programmable generic identifier acceptance filter has been introduced to reduce the CPU interrupt loading. The filter is programmable to operate in four different modes :


- Two identifier acceptance filters, each to be applied to:
  - The full 29 bits of the extended identifier and to the following bits of the CAN 2.0B frame:
    - Remote transmission request (RTR)
    - Identifier extension (IDE)
    - Substitute remote request (SRR)
  - The 11 bits of the standard identifier plus the RTR and IDE bits of the CAN 2.0A/B messages . This mode implements two filters for a full length CAN 2.0B compliant extended identifier. Although this mode can be used for standard identifiers, it is recommended to use the four or eight identifier acceptance filters. [Figure 30-82](#) shows how the first 32-bit filter bank (CAN\_IDAR0–CAN\_IDAR3, CAN\_IDMR0–CAN\_IDMR3) produces a filter 0 hit. Similarly, the second filter bank (CAN\_IDAR4–CAN\_IDAR7, CAN\_IDMR4–CAN\_IDMR7) produces a filter 1 hit.
- Four identifier acceptance filters, each to be applied to:

## Functional Description

- The 14 most significant bits of the extended identifier plus the SRR and IDE bits of CAN 2.0B messages.
- The 11 bits of the standard identifier, the RTR and IDE bits of CAN 2.0A/B messages. The next figure shows how the first 32-bit filter bank (CAN\_IDAR0–CAN\_IDAR3, CAN\_IDMR0–CAN\_IDMR3) produces filter 0 and 1 hits. Similarly, the second filter bank (CAN\_IDAR4–CAN\_IDAR7, CAN\_IDMR4–CAN\_IDMR7) produces filter 2 and 3 hits.
- Eight identifier acceptance filters, each to be applied to the first eight bits of the identifier. This mode implements eight independent filters for the first eight bits of a CAN 2.0A/B compliant standard identifier or a CAN 2.0B compliant extended identifier. The next figure shows how the first 32-bit filter bank (CAN\_IDAR0–CAN\_IDAR3, CAN\_IDMR0–CAN\_IDMR3) produces filter 0 to 3 hits. Similarly, the second filter bank (CAN\_IDAR4–CAN\_IDAR7, CAN\_IDMR4–CAN\_IDMR7) produces filter 4 to 7 hits.
- Closed filter. No CAN message is copied into the foreground buffer RxFG, and the RXF flag is never set.




**Figure 30-82. 32-bit Maskable Identifier Acceptance Filter**



**Figure 30-83. 16-bit Maskable Identifier Acceptance Filters**

### Functional Description

CAN 2.0 B Extended Identifier	ID 28	IDR0	ID 21	ID 20	IDR1	ID 15	ID 14	IDR2	ID 7	ID 6	IDR3	RTR
CAN 2.0A/B Standard Identifier	ID 10	IDR0	ID 3	ID 2	IDR1	ID E						



**Figure 30-84. 8-bit Maskable Identifier Acceptance Filters**




### 30.4.3.1 Protocol Violation Protection

The MSCAN protects the user from accidentally violating the CAN protocol through programming errors. The protection logic implements the following features:

- The receive and transmit error counters cannot be written or otherwise manipulated.
- All registers that control the configuration of the MSCAN cannot be modified while the MSCAN is on-line. The MSCAN must be in initialization mode. The corresponding INTRQ/INITAK handshake bits in the CAN\_CTL0/CAN\_CTL1 registers serve as a lock to protect the following registers:
  - MSCAN control 1 register (CAN\_CTL1)
  - MSCAN bus timing registers 0 and 1 (CAN\_BTR0, CAN\_BTR1)
  - MSCAN identifier acceptance control register (CAN\_IDAC)
  - MSCAN identifier acceptance registers (CAN\_IDAR0–CAN\_IDAR7)
  - MSCAN identifier mask registers (CANIDMR0–CANIDMR7)
- The TXCAN is immediately forced to a recessive state when the MSCAN goes into the power down mode or initialization mode.
- The MSCAN enable bit (CANE) is writable only once in normal system operation modes, which provides further protection against inadvertently disabling the MSCAN.

### 30.4.3.2 Clock System

This figure shows the structure of the MSCAN clock generation circuitry.



**Figure 30-85. MSCAN Clocking Scheme**

## Functional Description

The clock source bit (CLKSRC) in the CAN\_CTL1 register defines whether the internal CAN\_CLK is connected to the output of a crystal oscillator (oscillator clock) or to the bus clock.

The clock source must be chosen such that the tight oscillator tolerance requirements (up to 0.4%) of the CAN protocol are met. Additionally, for high CAN bus rates (1 Mbit/s), a 45% to 55% duty cycle of the clock is required.

If the bus clock is generated from a PLL, select the oscillator clock rather than the bus clock because of jitter considerations, especially at the faster CAN bus rates.


A programmable prescaler generates the time quanta (Tq) clock from CAN\_CLK. A time quantum is the atomic unit of time handled by the MSCAN.

$$f_{Tq} = f_{CANCLK} / (\text{Prescaler value})$$

A bit time is subdivided into three segments as described in the Bosch CAN 2.0A/B specification.

- **SYNC\_SEG:** This segment has a fixed length of one time quantum. Signal edges are expected to happen within this section.
- **Time Segment 1:** This segment includes the PROP\_SEG and the PHASE\_SEG1 of the CAN standard. It can be programmed by setting the parameter TSEG1 to consist of 4 to 16 time quanta.
- **Time Segment 2:** This segment represents the PHASE\_SEG2 of the CAN standard. It can be programmed by setting the TSEG2 parameter to be 2 to 8 time quanta long.

$$\text{Bit Rate} = f_{Tq} / (\text{number of Time Quanta})$$



**Figure 30-86. Segments within the Bit Time**

**Table 30-85. Time Segment Syntax**

Syntax	Description
SYNC_SEG	System expects transitions to occur on the CAN bus during this period.
Transmit Point	A node in transmit mode transfers a new value to the CAN bus at this point.
Sample Point	A node in receive mode samples the CAN bus at this point. If the three samples per bit option is selected, then this point marks the position of the third sample.

The synchronization jump width (see the Bosch CAN 2.0A/B specification for details) can be programmed in a range of 1 to 4 time quanta by setting the SJW parameter.

The SYNC\_SEG, TSEG1, TSEG2, and SJW parameters are set by programming the MSCAN bus timing registers (CAN\_BTR0, CAN\_BTR1).

This table gives an overview of the Bosch CAN 2.0A/B specification compliant segment settings and the related parameter values.

### Note

It is the user's responsibility to ensure the bit time settings are in compliance with the CAN standard.

**Table 30-86. Bosch CAN 2.0A/B Compliant Bit Time Segment Settings**

Time Segment 1	TSEG1	Time Segment 2	TSEG2	Synchronization Jump Width	SJW
5 .. 10	4 .. 9	2	1	1 .. 2	0 .. 1
4 .. 11	3 .. 10	3	2	1 .. 3	0 .. 2
5 .. 12	4 .. 11	4	3	1 .. 4	0 .. 3
6 .. 13	5 .. 12	5	4	1 .. 4	0 .. 3
7 .. 14	6 .. 13	6	5	1 .. 4	0 .. 3
8 .. 15	7 .. 14	7	6	1 .. 4	0 .. 3
9 .. 16	8 .. 15	8	7	1 .. 4	0 .. 3

## 30.4.4 Modes of Operation

### 30.4.4.1 Normal System Operating Modes

The MSCAN module behaves as described within this specification in all normal system operating modes. Write restrictions exist for some registers.

### 30.4.4.2 Special System Operating Modes

The MSCAN module behaves as described within this specification in all special system operating modes. Write restrictions which exist on specific registers in normal modes are lifted for test purposes in special modes.

### 30.4.4.3 Emulation Modes

In all emulation modes, the MSCAN module behaves just like in normal system operating modes as described within this specification.

### 30.4.4.4 Listen-Only Mode

In an optional CAN bus monitoring mode (listen-only), the CAN node is able to receive valid data frames and valid remote frames, but it sends only "recessive" bits on the CAN bus. In addition, it cannot start a transmission. If the MAC sub-layer is required to send a "dominant" bit (ACK bit, overload flag, or active error flag), the bit is rerouted internally so that the MAC sub-layer monitors this "dominant" bit, although the CAN bus may remain in recessive state externally.

### 30.4.4.5 MSCAN Initialization Mode


The MSCAN enters initialization mode when it is enabled (CANE=1).

In initialization mode, any on-going transmission or reception is immediately aborted and synchronization to the CAN bus is lost, potentially causing CAN protocol violations. To protect the CAN bus system from fatal consequences of violations, the MSCAN immediately drives the TXCAN pin into a recessive state.

#### Note

The user is responsible for ensuring that the MSCAN is not active when initialization mode is entered. The recommended procedure is to bring the MSCAN into sleep mode (SLPRQ = 1 and SLPK = 1) before setting the INTRQ bit in the CAN\_CTL0 register. Otherwise, the abort of an on-going message can cause an error condition and can impact other CAN bus devices.

In initialization mode, the MSCAN is stopped. However, interface registers remain accessible. This mode is used to reset the CAN\_CTL0, CAN\_RFLG, CAN\_RIER, CAN\_TFLG, CAN\_TIER, CAN\_TARQ, CAN\_TAAK, and CAN\_TBSEL registers to their default values. In addition, the MSCAN enables the configuration of the CAN\_BTR0, CAN\_BTR1 bit timing registers; CAN\_IDAC; and the CAN\_IDAR, CAN\_IDMR message filters.



**Figure 30-87. Initialization Request/Acknowledge Cycle**

Due to independent clock domains within the MSCAN, INITRQ must be synchronized to all domains by using a special handshake mechanism. This handshake causes additional synchronization delay.

If there is no message transfer ongoing on the CAN bus, the minimum delay will be two additional bus clocks and three additional CAN clocks. When all parts of the MSCAN are in initialization mode, the INITAK flag is set. The application software must use INITAK as a handshake indication for the request (INITRQ) to go into initialization mode.

**Note**

The CPU cannot clear INITRQ before initialization mode (INITRQ = 1 and INITAK = 1) is active.

**30.4.5 Low-Power Options**

If the MSCAN is disabled (CANE=0), the MSCAN clocks are stopped for power saving.

If the MSCAN is enabled (CANE=1), the MSCAN has two additional modes with reduced power consumption, compared to normal mode: sleep and power down mode. In sleep mode, power consumption is reduced by stopping all clocks except those to access the registers from the CPU side. In power down mode, all clocks are stopped and no power is consumed.

This table summarizes the combinations of MSCAN and CPU modes. A particular combination of modes is entered by the given settings on the CSWAI and SLPRQ/SLPAK bits.

**Table 30-87. CPU vs. MSCAN Operating Modes**

CPU Mode	MSCAN Mode			
	Normal	Reduced Power Consumption		
		Sleep	Power Down	Disabled (CANE=0)
<b>Run</b>	CSWAI=X <sup>1</sup> SLPRQ=0 SLPAK=0	CSWAI=X SLPRQ=1 SLPAK=1	N/A	CSWAI=X SLPRQ=X SLPAK=X
<b>Wait</b>	CSWAI=0 SLPRQ=0 SLPAK=0	CSWAI=0 SLPRQ=1 SLPAK=1	CSWAI=1 SLPRQ=X SLPAK=X	CSWAI=X SLPRQ=X SLPAK = X
<b>Stop</b>	N/A	N/A	CSWAI=X SLPRQ=X SLPAK=X	CSWAI=X SLPRQ=X SLPAK=X

1. 'X' means don't care.

### 30.4.5.1 Operation in Run Mode

Only MSCAN sleep mode is available as a low power option when the CPU is in run mode.

### 30.4.5.2 Operation in Wait Mode

The WAIT instruction puts the MCU in a low power consumption stand-by mode. If the CSWAI bit is set, additional power can be saved in power down mode because the CPU clocks are stopped. After leaving this power down mode, the MSCAN restarts and enters normal mode again.

While the CPU is in wait mode, the MSCAN can be operated in normal mode and generate interrupts (registers can be accessed via background debug mode).

### 30.4.5.3 Operation in Stop Mode

The STOP instruction puts the MCU in a low power consumption stand-by mode. In stop mode, the MSCAN is set in power down mode regardless of the value of the SLPRQ/SLPAK and CSWAI bits.

### 30.4.5.4 MSCAN Normal Mode

This is a non-power-saving mode. Enabling the MSCAN puts the module from disabled mode into normal mode. In this mode the module can either be in initialization mode or out of initialization mode. See [MSCAN Initialization Mode](#)

### 30.4.5.5 MSCAN Sleep Mode

The CPU can request the MSCAN to enter this low power mode by asserting the SLPRQ bit in the CAN\_CTL0 register. The time when the MSCAN enters sleep mode depends on a fixed synchronization delay and its current activity:

- If there are one or more message buffers scheduled for transmission (TXEx=0), the MSCAN will continue to transmit until all transmit message buffers are empty (TXEx=1, transmitted successfully or aborted) and then goes into sleep mode.
- If the MSCAN is receiving, it continues to receive and goes into sleep mode as soon as the CAN bus next becomes idle.
- If the MSCAN is neither transmitting nor receiving, it immediately goes into sleep mode.




Figure 30-88. Sleep Request / Acknowledge Cycle

### Note

The application software must avoid setting up a transmission (by clearing one or more TXEx flag(s)) and immediately request sleep mode (by setting SLPRQ). Whether the MSCAN starts transmitting or goes into sleep mode directly depends on the exact sequence of operations.

If sleep mode is active, the SLPRQ and SLPK bits are set. The application software must use SLPK as a handshake indication for the request (SLPRQ) to go into sleep mode.

When in sleep mode (SLPRQ=1 and SLPK=1), the MSCAN stops its internal clocks. However, clocks that allow register accesses from the CPU side continue to run.

If the MSCAN is in bus-off state, it stops counting the 128 occurrences of 11 consecutive recessive bits due to the stopped clocks. TXCAN remains in a recessive state. If RXF=1, the message can be read and RXF can be cleared. Shifting a new message into the foreground buffer of the receiver FIFO (RxFG) does not take place while in sleep mode.

It is possible to access the transmit buffers and to clear the associated TXEx flags. No message abort takes place while in sleep mode.

If the WUPE bit in CAN\_CTL0 is not asserted, the MSCAN will mask any activity it detects on CAN. RXCAN is therefore held internally in a recessive state. This locks the MSCAN in sleep mode. WUPE must be set before entering sleep mode to take effect.

The MSCAN is able to leave sleep mode (wake) only when:

- CAN bus activity occurs and WUPE = 1
- or
- the CPU clears the SLPRQ bit

### Note

The CPU cannot clear the SLPRQ bit before sleep mode (SLPRQ = 1 and SLPK = 1) is active.

After wakeup, the MSCAN waits for 11 consecutive recessive bits to synchronize to the CAN bus. As a consequence, if the MSCAN is awakened by a CAN frame, this frame is not received.



The receive message buffers (RxFG and RxBG) contain messages if they were received before sleep mode was entered. All pending actions will be executed upon wakeup; copying of RxBG into RxFG, message aborts and message transmissions. If the MSCAN remains in bus-off state after sleep mode was exited, it continues counting the 128 occurrences of 11 consecutive recessive bits.

### 30.4.5.6 MSCAN Power Down Mode

The MSCAN is in power down mode when

- CPU is in stop mode
- or
- CPU is in wait mode and the CSWAI bit is set

When entering the power down mode, the MSCAN immediately stops all ongoing transmissions and receptions, potentially causing CAN protocol violations. To protect the CAN bus system from fatal consequences of violations to the above rule, the MSCAN immediately drives TXCAN into a recessive state.

#### Note

The user is responsible for ensuring that the MSCAN is not active when power down mode is entered. The recommended procedure is to bring the MSCAN into Sleep mode before the STOP or WAIT instruction (if CSWAI is set) is executed. Otherwise, the abort of an ongoing message can cause an error condition and impact other CAN bus devices.

In power down mode, all clocks are stopped and no registers can be accessed. If the MSCAN was not in sleep mode before power down mode became active, the module performs an internal recovery cycle after powering up. This causes some fixed delay before the module enters normal mode again.

### 30.4.5.7 Disabled Mode

The MSCAN is in disabled mode out of reset (CANE=0). All module clocks are stopped for power saving, however the register map can still be accessed as specified.

### 30.4.5.8 Programmable Wake-Up Function

The MSCAN can be programmed to wake up the MSCAN as soon as CAN bus activity is detected (see control bit WUPE). The sensitivity to existing CAN bus action can be modified by applying a low-pass filter function to the RXCAN input line while in sleep mode (see control bit WUPM).

This feature can be used to protect the MSCAN from wake-up due to short glitches on the CAN bus lines. Such glitches can result from—for example—electromagnetic interference within noisy environments.

### 30.4.6 Reset Initialization

The reset state of each individual bit is listed in the register definitions, which detail all the registers and their bitfields.

### 30.4.7 Interrupts

This section describes all interrupts originated by the MSCAN. It documents the enable bits and generated flags. Each interrupt is listed and described separately.

#### 30.4.7.1 Description of Interrupt Operation

The MSCAN supports four interrupt vectors, any of which can be individually masked.

Refer to the device overview section to determine the dedicated interrupt vector addresses.

**Table 30-88. Interrupt Vectors**

Interrupt Source	Interrupt Mask	Local Enable
Wake-Up Interrupt (WUPIF)	INTC_IPR4 Bit 3-2	CAN_RIER (WUPIE)
Error Interrupts Interrupt (CSCIF, OVRIF)		CAN_RIER (CSCIE, OVRIE)
Receive Interrupt (RXF)		CAN_RIER (RXFIE)
Transmit Interrupts (TXE[2:0])		CAN_TIER (TXEIE[2:0])

### 30.4.7.2 Transmit Interrupt

At least one of the three transmit buffers is empty (not scheduled) and can be loaded to schedule a message for transmission. The transmit interrupt is generated if the TXEx flag of the empty message buffer is set.

### 30.4.7.3 Receive Interrupt

A message is successfully received and shifted into the foreground buffer (RxFG) of the receiver FIFO. This interrupt is generated immediately after receiving the EOF symbol. The RXF flag is set. If there are multiple messages in the receiver FIFO, the RXF flag is set as soon as the next message is shifted to the foreground buffer.

### 30.4.7.4 Wakeup Interrupt

A wakeup interrupt is generated if activity on the CAN bus occurs during MSCAN sleep or power-down mode.

#### NOTE

This interrupt can only occur if the MSCAN was in sleep mode (SLPRQ = 1 and SLPK = 1) before entering power down mode, the wake-up option is enabled (WUPE = 1), and the wake-up interrupt is enabled (WUPIE = 1).

### 30.4.7.5 Error Interrupt

An error interrupt is generated if an overrun of the receiver FIFO, error, warning, or bus-off condition occurs and the interrupt is not masked. CAN\_RFLG indicates one of the following conditions:

- **Overrun** — An overrun condition of the receiver FIFO as described in Receive Structures, occurred.
- **CAN Status Change** — The actual value of the transmit and receive error counters control the CAN bus state of the MSCAN. As soon as the error counters skip into a critical range (Tx/Rx-warning, Tx/Rx-error, bus-off) the MSCAN flags an error condition. The status change, which caused the error condition, is indicated by the TSTAT and RSTAT flags.

### 30.4.7.6 Interrupt Acknowledge

Interrupts are directly associated with one or more status flags in either CAN\_RFLG or CAN\_TFLG." Interrupts are pending as long as one of the corresponding flags is set. The flags in CAN\_RFLG and CAN\_TFLG must be reset within the interrupt handler to handshake the interrupt. The flags are reset by writing a 1 to the corresponding bit position. A flag cannot be cleared if the respective condition prevails.

#### Note

The CPU must clear only the bit causing the current interrupt. For this reason, bit manipulation instructions (BFSET) must not be used to clear interrupt flags. These instructions may cause accidental clearing of interrupt flags that are set after entering the current interrupt service routine.

## 30.5 Initialization Application Information

### 30.5.1 MSCAN initialization

The procedure to initially start up the MSCAN module out of reset is as follows:

1. Assert CANE
2. Write to the configuration registers in initialization mode
3. Clear INITRQ to leave initialization mode and enter normal mode

If the configuration of registers that are writable in initialization mode needs to be changed only when the MSCAN module is in normal mode:

1. Bring the module into sleep mode by setting SLPRQ and awaiting SLPK to assert after the CAN bus becomes idle.
2. Enter initialization mode: assert INITRQ and await INITAK
3. Write to the configuration registers in initialization mode
4. Clear INITRQ to leave initialization mode and continue in normal mode

## 30.5.2 Bus-Off Recovery

The bus-off recovery is user configurable. The bus-off state can either be left automatically or on user request.

For reasons of backwards compatibility, the MSCAN defaults to automatic recovery after reset. In this case, the MSCAN will become error active again after counting 128 occurrences of 11 consecutive recessive bits on the CAN bus (see the Bosch CAN 2.0 A/B specification for details).

If the MSCAN is configured for user request (BORM set in CAN\_CTL1), the recovery from bus-off starts after both independent events have become true:

- 128 occurrences of 11 consecutive recessive bits on the CAN bus have been monitored
- BOHOLD in CAN\_MISC has been cleared by the user

These two events may occur in any order.



# Chapter 31

## Queued Serial Communications Interface (QSCI)

### 31.1 Introduction

The SCI allows asynchronous serial communications with peripheral devices.

#### 31.1.1 Features

- Full-duplex or single-wire operation
- Standard mark/space non-return-to-zero (NRZ) format
- 16-bit integer and 3-bit fractional baud rate selection
- Programmable 8-bit or 9-bit data format
- Separately enabled transmitter and receiver
- Separate receiver and transmitter DSC core interrupt requests
- Programmable polarity for transmitter and receiver
- Two receiver wake-up methods: idle line or address mark
- Clockless receiver wake-up on active input edge
- Interrupt-driven operation with multiple flags:
  - Transmitter empty
  - Transmitter idle
  - Receiver full
  - Receiver overrun
  - Receiver input edge

- Noise error
- Framing error
- Parity error
- Receiver framing error detection
- Hardware parity checking
- 1/16 bit-time noise detection

### 31.1.2 SCI Block Diagram

The following figure shows the SCI block diagram.




Figure 31-1. SCI Block Diagram with DMA



## 31.2 External Signal Descriptions

Table 31-1. Signal Properties

Name	I/O Type	Function	Reset State
TXD	O	Transmit Data Pin	1
RXD	I	Receive Data Pin	—

### 31.2.1 TXD —Transmit Data

The Transmit Data Pin (TXD) is the SCI transmitter pin. TXD is available for general purpose I/O when it is not configured for transmitter operation, such as when CTRL1[TE] = 0.

### 31.2.2 RXD —Receiver Data

The Receiver Data Pin (RXD) is the SCI receiver pin. RXD is available for general-purpose I/O when it is not configured for receiver operation, such as when CTRL1[RE] = 0.

## 31.3 Memory Map and Registers

QSCI memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
E080	QSCI Baud Rate Register (QSCI0_RATE)	16	R/W	0200h	<a href="#">31.3.1/758</a>
E081	QSCI Control Register 1 (QSCI0_CTRL1)	16	R/W	0000h	<a href="#">31.3.2/758</a>
E082	QSCI Control Register 2 (QSCI0_CTRL2)	16	R/W	0000h	<a href="#">31.3.3/761</a>
E083	QSCI Status Register (QSCI0_STAT)	16	R	C000h	<a href="#">31.3.4/763</a>
E084	QSCI Data Register (QSCI0_DATA)	16	R/W	0000h	<a href="#">31.3.5/766</a>
E085	QSCI Control Register 3 (QSCI0_CTRL3)	16	R/W	0000h	<a href="#">31.3.6/767</a>
E090	QSCI Baud Rate Register (QSCI1_RATE)	16	R/W	0200h	<a href="#">31.3.1/758</a>
E091	QSCI Control Register 1 (QSCI1_CTRL1)	16	R/W	0000h	<a href="#">31.3.2/758</a>
E092	QSCI Control Register 2 (QSCI1_CTRL2)	16	R/W	0000h	<a href="#">31.3.3/761</a>
E093	QSCI Status Register (QSCI1_STAT)	16	R	C000h	<a href="#">31.3.4/763</a>

Table continues on the next page...

### QSCI memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E094	QSCI Data Register (QSCI1_DATA)	16	R/W	0000h	<a href="#">31.3.5/766</a>
E095	QSCI Control Register 3 (QSCI1_CTRL3)	16	R/W	0000h	<a href="#">31.3.6/767</a>

### 31.3.1 QSCI Baud Rate Register (QSCl<sub>x</sub>\_RATE)

Read: anytime

Write: anytime

Address: Base address + 0h offset

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	SBRL												FRAC_SBR			
Write	SBRL												FRAC_SBR			
Reset	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

#### QSCl<sub>x</sub>\_RATE field descriptions

Field	Description
15–3 SBRL	Low order bits of SCI Baud Rate divider, which combine with the CTRL3[ <i>SBRH</i> ] field to form a value from 1 to 65535  Refer to the description of the <i>FRAC_SBR</i> bitfield.
2–0 <i>FRAC_SBR</i>	Fractional SCI Baud Rate divider, a value from 0 to 7 that is divided by 8  The <i>SBRL</i> , <i>SBRH</i> , and <i>FRAC_SBR</i> fields combine to form the divider to determine the baud rate of the SCI. The integer portion of the baud rate divider is represented by <i>SBRL</i> and <i>SBRH</i> , and the fractional portion is represented by <i>FRAC_SBR</i> . The <i>FRAC_SBR</i> field can only be used when the integer portion is greater than 1. Therefore, the value of the divider can be 1.000 or (with fractional values) in the range from 2.000 to 65535.875. The formula for calculating the baud rate is:  $\text{Baud rate} = \text{peripheral bus clock} / (16 * (\{SBRH, SBRL\} + (FRAC\_SBR / 8)))$ <p><b>NOTE:</b> The baud rate generator is disabled until CTRL1[<i>TE</i>] or CTRL1[<i>RE</i>] is set for the first time after reset. The baud rate generator is disabled when RATE[<i>SBRL</i>], CTRL3[<i>SBRH</i>], and RATE[<i>FRAC_SBR</i>] equal 0.</p> <p><b>NOTE:</b> If CTRL2[<i>LINMODE</i>] is set, the value of this register is automatically adjusted to match the data rate of the LIN master device. Reading this register yields the auto-baud value set.</p>

### 31.3.2 QSCI Control Register 1 (QSCl<sub>x</sub>\_CTRL1)

Read: anytime

Write: anytime

Address: Base address + 1h offset

Bit	15	14	13	12	11	10	9	8
Read	LOOP	SWAI	RSRC	M	WAKE	POL	PE	PT
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	TEIE	TIE	RFIE	REIE	TE	RE	RWU	SBK
Write								
Reset	0	0	0	0	0	0	0	0

**QSCIx\_CTRL1 field descriptions**

Field	Description
15 LOOP	<p>Loop Select</p> <p>This bit enables loop operation. In loop operation the RXD pin is disconnected from the SCI, and the transmitter output goes into the receiver input. Both the transmitter and the receiver must be enabled to use the internal loop function as opposed to single wire operation, which requires only one or the other to be enabled.</p> <p>The receiver input is determined by CTRL1[RSRC]. The transmitter output is controlled by CTRL1[TE]. If CTRL1[TE] is set and CTRL1[LOOP]=1, the transmitter output appears on the TXD pin. If CTRL1[TE] is clear and CTRL1[LOOP]=1, the TXD pin is high-impedance.</p> <p>0 Normal operation, regardless of the value of RSRC                      1 When RSRC = 0: Loop mode with internal TXD fed back to RXD                      1 When RSRC = 1: Single-wire mode with TXD output fed back to RXD</p>
14 SWAI	<p>Stop in Wait Mode</p> <p>This bit disables the SCI in wait mode</p> <p>0 SCI enabled in wait mode                      1 SCI disabled in wait mode</p>
13 RSRC	<p>Receiver Source</p> <p>When CTRL1[LOOP]=1, CTRL1[RSRC] determines the internal feedback path for the receiver.</p> <p>0 Receiver input internally connected to transmitter output                      1 Receiver input connected to TXD pin</p>
12 M	<p>Data Format Mode</p> <p>This bit determines whether data characters are eight or nine bits long.</p> <p>0 One start bit, eight data bits, one stop bit                      1 One start bit, nine data bits, one stop bit</p>
11 WAKE	<p>Wake-up Condition</p> <p>This bit determines which condition wakes the SCI: a one (address mark) in the most significant bit position of a received data character or an idle condition on the RXD pin.</p> <p>0 Idle line wake-up                      1 Address mark wake-up</p>
10 POL	<p>Polarity</p> <p>This bit determines whether to invert the data as it goes from the transmitter to the TXD pin and from the RXD pin to the receiver. All bits (start, data, and stop) are inverted as they leave the transmit shift register and before they enter the receive shift register.</p>

*Table continues on the next page...*

### QSCIx\_CTRL1 field descriptions (continued)

Field	Description
	<p><b>NOTE:</b> It is recommended that CTRL1[POL] be toggled only when CTRL1[TE]=0 and CTRL1[RE]=0.</p> <p>0 Don't invert transmit and receive data bits (normal mode)            1 Invert transmit and receive data bits (inverted mode)</p>
9 PE	<p>Parity Enable</p> <p>This bit enables the parity function. When enabled, the parity function replaces the most significant bit of the data character with a parity bit.</p> <p>0 Parity function disabled            1 Parity function enabled</p>
8 PT	<p>Parity Type</p> <p>This bit determines whether the SCI generates and checks for even parity or odd parity of the data bits. With even parity, an even number of ones clears the parity bit and an odd number of ones sets the parity bit. With odd parity, an odd number of ones clears the parity bit and an even number of ones sets the parity bit.</p> <p>0 Even parity            1 Odd parity</p>
7 TEIE	<p>Transmitter Empty Interrupt Enable</p> <p>This bit enables the transmit data register empty flag, STAT[TDRE], to generate interrupt requests.</p> <p>0 STAT[TDRE] interrupt requests disabled            1 STAT[TDRE] interrupt requests enabled</p>
6 TIIE	<p>Transmitter Idle Interrupt Enable</p> <p>This bit enables the transmitter idle flag, STAT[TIDLE], to generate interrupt requests.</p> <p>0 STAT[TIDLE] interrupt requests disabled            1 STAT[TIDLE] interrupt requests enabled</p>
5 RFIE	<p>Receiver Full Interrupt Enable</p> <p>This bit enables the receive data register full flag, STAT[RDRF], or the overrun flag, STAT[OR], to generate interrupt requests.</p> <p>0 STAT[RDRF] and STAT[OR] interrupt requests disabled            1 STAT[RDRF] and STAT[OR] interrupt requests enabled</p>
4 REIE	<p>Receive Error Interrupt Enable</p> <p>This bit enables the receive error flags (STAT[NF], STAT[PF], STAT[FE], STAT[LSE], and STAT[OR]) to generate interrupt requests.</p> <p>0 Error interrupt requests disabled            1 Error interrupt requests enabled</p>
3 TE	<p>Transmitter Enable</p> <p>This bit enables the SCI transmitter and configures the TXD pin as the SCI transmitter output. CTRL1[TE] can be used to queue an idle preamble.</p> <p>0 Transmitter disabled            1 Transmitter enabled</p>

Table continues on the next page...

### QSClX\_CTRL1 field descriptions (continued)

Field	Description
2 RE	Receiver Enable This bit enables the SCI receiver.  0 Receiver disabled 1 Receiver enabled
1 RWU	Receiver Wake-up This bit enables the wake-up function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing CTRL1[RWU].  0 Normal operation 1 Standby state
0 SBK	Send Break Toggling this bit sends one break character (10 or 11 zeroes). As long as this bit is set, the transmitter sends zeroes.  0 No break characters 1 Transmit break characters

### 31.3.3 QSCI Control Register 2 (QSClX\_CTRL2)

Read: anytime

Write: anytime

Address: Base address + 2h offset

Bit	15	14	13	12	11	10	9	8
Read	TFCNT			TFWM		RFCNT		
Write	[Shaded]			[Shaded]		[Shaded]		
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	RFWM		FIFO_EN	RIEIE	LINMODE	0	TDE	RDE
Write	[Shaded]		[Shaded]	[Shaded]	[Shaded]	[Shaded]	[Shaded]	[Shaded]
Reset	0	0	0	0	0	0	0	0

### QSClX\_CTRL2 field descriptions

Field	Description
15–13 TFCNT	Transmit FIFO Count These read only bits show how many words are used in the TX FIFO. Writes to DATA cause CTRL2[TFCNT] to increment. As words are pulled for transmission, CTRL2[TFCNT] decrements. Attempts to write new data to DATA are ignored when CTRL2[TFCNT] indicates the FIFO is full (4 words).  000 0 words in Tx FIFO

Table continues on the next page...

### QSCIx\_CTRL2 field descriptions (continued)

Field	Description
	001 1 word in Tx FIFO 010 2 words in Tx FIFO 011 3 words in Tx FIFO 100 4 words in Tx FIFO 101 Reserved 110 Reserved 111 Reserved
12–11 TFWM	Transmit FIFO Empty Water Mark  These bits set the TX FIFO word count level at which STAT[TDRE] is set. If CTRL2[FIFO_EN] is clear (FIFO disabled), then this field is forced to 00 and STAT[TDRE] is set when there is no word in the transmit buffer.  00 TDRE is set when 0 words are in the FIFO 01 TDRE is set when 1 or fewer words are in the FIFO 10 TDRE is set when 2 or fewer words are in the FIFO 11 TDRE is set when 3 or fewer words are in the FIFO
10–8 RFCNT	Receive FIFO Count  These read only bits show how many words are used in the RX FIFO. As words are received, CTRL2[RFCNT] is incremented. As words are read from DATA the value of CTRL2[RFCNT] decrements. There is one word time to read DATA between when STAT[RDRF] is set (interrupt asserted), due to the RX FIFO being full, and when an overflow condition is flagged.  000 0 words in RX FIFO 001 1 word in RX FIFO 010 2 words in RX FIFO 011 3 words in RX FIFO 100 4 words in RX FIFO 101 Reserved 110 Reserved 111 Reserved
7–6 RFWM	Receive FIFO Full Water Mark  These bits set the RX FIFO word count level at which STAT[RDRF] is set. If CTRL2[FIFO_EN] is clear (FIFO disabled), then this field is forced to 00 and STAT[RDRF] is set if there is a word in the receive buffer.  00 RDRF is set when at least 1 word is in the FIFO 01 RDRF is set when at least 2 words are in the FIFO 10 RDRF is set when at least 3 words are in the FIFO 11 RDRF is set when at least 4 words are in the FIFO
5 FIFO_EN	FIFO Enable  This read/write bit enables the 4-word-deep TX and RX FIFOs. Change this bit only when the SCI is idle.  0 FIFOs are disabled. 1 FIFOs are enabled.
4 RIEIE	Receiver Input Edge Interrupt Enable  This bit is used to enable the receiver input active edge interrupt request with the STAT[RIEF] bit.

*Table continues on the next page...*

**QSClX\_CTRL2 field descriptions (continued)**

Field	Description
	0 Receiver input edge interrupt request disabled. 1 Receiver input edge interrupt request enabled.
3 LINMODE	Enable LIN Slave Mode  This bit should be used only in Local Interconnect Network (LIN) applications.  <b>NOTE:</b> During initialization, the RATE register should be loaded to a value that is within 14% of the actual master data rate; otherwise, 0x00 data might be misinterpreted as a break.  <b>NOTE:</b> If the first character following a break is not the LIN sync character (0x55), the RATE register is not adjusted and STAT[LSE] is set.  0 The LIN auto baud feature is disabled and the RATE register maintains whatever value the processor writes to it. 1 Enable LIN slave functionality. This includes a search for the break character followed by a sync character (0x55) from the master LIN device. When the break is detected (11 consecutive samples of zero), the subsequent sync character is used to measure the baud rate of the transmitting master, and the RATE register is automatically reloaded with the value needed to "match" that baud rate.
2 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
1 TDE	Transmitter DMA Enable  This bit is used to enable DMA mode transfer of data to the DATA register. For transmit DMA operation this bit must be set and a DMA channel must be enabled to use the request.  0 Transmit DMA disabled 1 Transmit DMA enabled
0 RDE	Receiver DMA Enable  This bit is used to enable DMA mode transfer of data from the DATA register. For receive DMA operation this bit must be set and a DMA channel must be enabled to utilize the request.  0 Receive DMA disabled 1 Receive DMA enabled

**31.3.4 QSCI Status Register (QSClX\_STAT)**

Read: anytime

Write: this register is not writable

Address: Base address + 3h offset

Bit	15	14	13	12	11	10	9	8
Read	TDRE	TIDLE	RDRF	RIDLE	OR	NF	FE	PF
Write								
Reset	1	1	0	0	0	0	0	0

Bit	7	6	5	4	3	2	1	0
Read		0		RIEF	LSE	TDMA	RDMA	RAF
Write								
Reset	0	0	0	0	0	0	0	0

### QSC1x\_STAT field descriptions

Field	Description
15 TDRE	<p>Transmit Data Register Empty Flag</p> <p>This bit is set when the TX FIFO word count (CTRL2[TFCNT]) falls to the watermark level (CTRL2[TXWM]). Clear TDRE by reading STAT with TDRE set and then writing to the SCI data register until CTRL2[TFCNT] is above CTRL2[TFWM]. If CTRL2[FIFO_EN] or CTRL2[TDE] is set, then you can clear TDRE by writing to the SCI data register without first reading STAT with TDRE set.</p> <p>0 TX FIFO word count is above watermark 1 TX FIFO word count is at or below watermark</p>
14 TIDLE	<p>Transmitter Idle Flag</p> <p>This bit is set when the TX FIFO is empty and no data, preamble, or break character is being transmitted. When TIDLE is set, the TXD pin becomes idle (1). Clear TIDLE by reading STAT with TIDLE set and then writing to the SCI data register. TIDLE is not generated when a data character, a preamble, or a break is queued and ready to be sent.</p> <p>0 Transmission in progress 1 No transmission in progress</p>
13 RDRF	<p>Receive Data Register Full Flag</p> <p>This bit is set when the RX FIFO word count (CTRL2[RFCNT]) rises above the watermark (CTRL2[RXWM]). Clear RDRF by reading STAT with RDRF set and then reading the SCI data register until CTRL2[RFCNT] is no longer above CTRL2[RFWM]. If CTRL2[FIFO_EN] or CTRL2[RDE] is set, then you can clear RDRF by reading the SCI data register without first reading STAT with RDRF set.</p> <p><b>NOTE:</b> When you are using the CodeWarrior debugger, RDRF may be erased when a breakpoint is reached. If a memory window that includes the SCI registers is open when a breakpoint is reached, these memory addresses are read to update the memory window. If RDRF is set at this time, these reads satisfy the requirements for clearing RDRF because the status register is read with RDRF set and then the data register is read, which causes RDRF to clear.</p> <p>0 RX FIFO word count is at or below watermark 1 RX FIFO word count is above watermark</p>
12 RIDLE	<p>Receiver Idle Line Flag</p> <p>This bit is set when 10 consecutive ones (if CTRL1[M]=0) or 11 consecutive ones (if CTRL1[M]=1) appear on the receiver input. The RIDLE flag is cleared by reading STAT with RIDLE set and then reading the SCI data register. Once RIDLE is cleared, a valid frame must be received before an idle condition can set RIDLE.</p> <p>When the receiver wake-up bit (CTRL1[RWU]) is 0, the user can poll RIDLE to detect when the receiver is idle.</p> <p><b>NOTE:</b> When the receiver wake-up bit (CTRL1[RWU]) is set to 1, an idle line condition does not set RIDLE.</p> <p>0 Receiver input is either active now or has never become active since RIDLE was last cleared 1 Receiver input has become idle (after receiving a valid frame)</p>

Table continues on the next page...



**QSCIx\_STAT field descriptions (continued)**

Field	Description
11 OR	<p>Overrun Flag</p> <p>This bit is set when software fails to read the SCI data register when the RX FIFO is full before the receive shift register receives the next frame. The data in the shift register is lost, but the data already in the SCI data register/FIFO is not affected. Clear OR by reading STAT with OR set and then writing the SCI status register with any value.</p> <p><b>NOTE:</b> When the Overrun Flag is set and remains set, other flags cannot become set. The receive FIFO is full and cannot receive any more words, so the arriving data is ignored and cannot set any other flags.</p> <p>0 No overrun 1 Overrun</p>
10 NF	<p>Noise Flag</p> <p>This bit is set when the SCI detects noise on the receiver input. NF is set during the same cycle as RDRF but is not set in the case of an overrun. Clear NF by reading STAT and then writing the SCI status register with any value.</p> <p>0 No noise 1 Noise</p>
9 FE	<p>Framing Error Flag</p> <p>This bit is set when a 0 is accepted as the stop bit. FE is set during the same cycle as RDRF but is not set in the case of an overrun. Clear FE by reading STAT with FE set and then writing the SCI status register with any value.</p> <p>0 No framing error 1 Framing error</p>
8 PF	<p>Parity Error Flag</p> <p>This bit is set when the parity enable bit (CTRL1[PE]) is set and the parity of the received data does not match its parity bit. Clear PF by reading STAT and then writing the SCI status register with any value.</p> <p>0 No parity error 1 Parity error</p>
7–5 Reserved	<p>This field is reserved. This read-only field is reserved and always has the value 0.</p>
4 RIEF	<p>Receiver Input Edge Flag</p> <p>This flag is set when an active edge is seen on the RXD input pin. An active edge is defined as a 1 to 0 transition when CTRL[POL] is 0 or as a 0 to 1 transition when CTRL[POL] is 1. This flag can be used in stop mode (clocks turned off) to create an interrupt to wake the CPU when the leading edge of a start bit is detected. As to whether the SOC can start up clocking fast enough for the SCI to properly detect the start bit and receive the data word is a function of SOC architecture and SCI baud rate. Clear RIEF by writing a 1 to this bit position.</p> <p>0 No active edge on the receive pin has occurred. 1 An active edge on the receive pin has occurred.</p>
3 LSE	<p>LIN Sync Error</p> <p>This bit is active only when CTRL2[LINMODE] is set. When LSE is set, a Receive Error interrupt occurs if CTRL1[REIE] is set.</p>

*Table continues on the next page...*

### QSCIx\_STAT field descriptions (continued)

Field	Description
	<p>LSE is set when a LIN sync search detects a non-sync character (anything other than 0x55). When set, this bit indicates either that a protocol error was detected from the Master LIN device or there is a gross mismatch in data rates. This bit is cleared by reading STAT with LSE set and then writing the SCI status register with any value.</p> <p>0 No error occurred since CTRL2[LINMODE] was enabled or the bit was last cleared            1 A sync error prevented loading of the RATE register with a revised value after the break was detected.</p>
2 TDMA	<p>Transmit DMA Request</p> <p>When set, this bit indicates that the SCI is currently requesting a DMA data transfer for transmit data. This bit is cleared when the DMA channel writes enough data to the DATA register to raise CTRL2[TFCNT] to its maximum value.</p> <p>0 Either CTRL2[TDE] is cleared or CTRL2[TDE] is set and CTRL2[TFCNT] is at its maximum value.            1 CTRL2[TDE] is set and CTRL2[TFCNT] is currently below its maximum value.</p>
1 RDMA	<p>Receive DMA Request</p> <p>When set, this bit indicates that the SCI is currently requesting a DMA data transfer for received data. This bit is cleared when the DMA channel reads enough data from the DATA register to lower CTRL2[RFCNT] to 0.</p> <p>0 Either CTRL2[RDE] is cleared or CTRL2[RDE] is set and CTRL2[RFCNT] is 0.            1 CTRL2[RDE] is set and CTRL2[RFCNT] is currently above 0.</p>
0 RAF	<p>Receiver Active Flag</p> <p>This bit is set when the receiver detects a 0 during the RT1 time period of the start bit search. RAF is cleared when the receiver detects false start bits (usually from noise or baud rate mismatch) or when the receiver detects a preamble.</p> <p>0 No reception in progress            1 Reception in progress</p>

### 31.3.5 QSCI Data Register (QSCIx\_DATA)

Read: anytime. Reading accesses the SCI receive data register.

Write: anytime. Writing accesses the SCI transmit data register.

Address: Base address + 4h offset

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0							RECEIVE_TRANSMIT_DATA								
Write	0							0								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### QSCIx\_DATA field descriptions

Field	Description
15–9 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

Table continues on the next page...

### QSCIx\_DATA field descriptions (continued)

Field	Description
8–0 RECEIVE_ TRANSMIT_ DATA	<p>RECEIVE_DATA: Received data (when reading this register)</p> <p>TRANSMIT_DATA: Data to be transmitted (when writing this register)</p> <p>If STAT[TDRE] is set, writes to the transmit data field are ignored unless STAT has been read with STAT[TDRE] set. However, when CTRL2[FIFO_EN] or CTRL2[TDE] are set, you can write to the SCI data register without first reading STAT with STAT[TDRE] set.</p> <p>If STAT[RDRF] is set, reads from the receive data field are ignored unless STAT has been read with STAT[RDRF] set. However, when CTRL2[FIFO_EN] or CTRL2[RDE] are set, you can read from the SCI data register without first reading STAT with STAT[RDRF] set.</p> <p>This register is a 4-deep FIFO.</p> <p><b>NOTE:</b> When the data format is configured for 8-bit data, bits 7 to 0 contain the data.</p>

### 31.3.6 QSCI Control Register 3 (QSCIx\_CTRL3)

Read: anytime.

Write: anytime.

Address: Base address + 5h offset

Bit	15	14	13	12	11	10	9	8	
Read	SBRH				0				
Write									
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
Read	0							SHEN	
Write									
Reset	0	0	0	0	0	0	0	0	

#### QSCIx\_CTRL3 field descriptions

Field	Description
15–13 SBRH	<p>High order bits of SCI Baud Rate divider, which combine with the RATE[SBRL] field to form a value from 1 to 65535</p> <p>Refer to the description of the RATE[FRAC_SBR] bitfield.</p>
12–1 Reserved	<p>This field is reserved.</p> <p>This read-only field is reserved and always has the value 0.</p>
0 SHEN	<p>Stop mode entry hold off</p> <p>Setting this bit allows the SCI to hold off chip level stop mode entry while the transmitter is not idle or while the transmit data register is not empty. It will also hold off stop mode entry while the receiver is not idle.</p> <p>Clearing this bit means that stop mode entry is not delayed and may occur while the SCI is actively transmitting/receiving.</p> <p>Under no cases will this bit affect wake up from stop mode once stop mode has been entered.</p>

Table continues on the next page...

### QSCIx\_CTRL3 field descriptions (continued)

Field	Description
	<b>NOTE:</b> Not all chips support stop mode hold off.
0	Stop mode hold off is disabled.
1	Stop mode holdoff is enabled.


## 31.4 Functional Description

The SCI block diagram shows the structure of the SCI module. The SCI allows full duplex, asynchronous, NRZ serial communication between the DSP and remote devices, including other DSPs. The SCI transmitter and receiver operate independently, although they use the same baud rate generator. The DSC core monitors the status of the SCI, writes the data to be transmitted, and processes received data.

When initializing the SCI, be sure to set the proper peripheral enable bits in the GPIO as well as any pullup enables.

### 31.4.1 Data Frame Format

The SCI uses the standard NRZ mark/space data frame format illustrated in the following figure.



**Figure 31-20. SCI Data Frame Formats**

Each data character is contained in a frame that includes a start bit, eight or nine data bits, and a stop bit. Clearing CTRL1[M] configures the SCI for 8-bit data characters. A frame with eight data bits has a total of 10 bits, with formats as shown in the following table.

**Table 31-23. Example 8-Bit Data Frame Formats**

Start Bit	Data Bits	Address Bit	Parity Bit	Stop Bit
1	8	0	0	1
1	7	0	1	1
1	7	1 <sup>1</sup>	0	1

1. The address bit identifies the frame as an address character.

Setting CTRL1[M] configures the SCI for 9-bit data characters. A frame with nine data bits has a total of 11 bits with formats as shown in the following table.

**Table 31-24. Example 9-Bit Data Frame Formats**

Start Bit	Data Bits	Address Bit	Parity Bit	Stop Bit
1	9	0	0	1
1	8	0	0	2
1	8	0	1	1
1	8	1 <sup>1</sup>	0	1

1. The address bit identifies the frame as an address character.

## 31.4.2 Baud-Rate Generation

A 16-bit modulus counter in the baud-rate generator derives the baud rate for both the receiver and the transmitter. The value written to the RATE[SBRL], CTRL3[SBRH], and RATE[FRAC\_SBR] bits determines the peripheral bus clock divisor. The baud rate clock is synchronized with the IP Bus clock and drives the receiver. The baud rate clock divided by 16 drives the transmitter. The receiver has an acquisition rate of 16 samples per bit time.

Baud-rate generation is subject to two sources of error:

- Integer division of the peripheral bus clock may not give the exact target frequency.
- Synchronization with the bus clock can cause phase shift.

The following table lists some examples of achieving target baud rates with a peripheral bus clock frequency of 60 MHz.

**Table 31-25. Example Baud Rates (Peripheral Bus Clock = 60 MHz)**

SBR Bits	Receiver Clock (Hz)	Transmitter Clock (Hz)	Target Baud Rate	Error (%)
32.5	1,846,154	115,385	115,200	0.16
65.125	921,305	57,582	57,600	-0.03
97.625	614,597	38,412	38,400	0.03
195.25	307,298	19,206	19,200	0.03
390.625	153,600	9,600	9600	0.00
781.25	76,800	4,800	4800	0.00
1562.5	38,400	2,400	2400	0.00
3125	19,200	1,200.0	1200	0.00

*Table continues on the next page...*

**Table 31-25. Example Baud Rates (Peripheral Bus Clock = 60 MHz) (continued)**

SBR Bits	Receiver Clock (Hz)	Transmitter Clock (Hz)	Target Baud Rate	Error (%)
6250	9,600	600.0	600	0.00

The following table lists some examples of achieving target baud rates with a peripheral bus clock frequency of 32 MHz.

**Table 31-26. Example Baud Rates (Peripheral Bus Clock = 32 MHz)**

SBR Bits	Receiver Clock (Hz)	Transmitter Clock (Hz)	Target Baud Rate	Error (%)
17.375	1,841,727	115,108	115,200	-0.08
34.75	920,863	57,554	57,600	-0.08
52.125	613,909	38,369	38,400	-0.08
104.125	307,323	19,208	19,200	0.04
208.375	153,569	9,598	9,600	-0.02
416.625	76,808	4,800	4,800	0.01
833.375	38,398	2,400	2,400	-0.01
1666.625	19,200	1,200	1,200	0.00
3333.375	9,600	600	600	0.00

**Note**

Maximum baud rate is peripheral bus clock rate divided by 16. System overhead may preclude processing the data at this speed.

**31.4.3 Transmitter**

The following figure is a block diagram of the transmitter functions.




Figure 31-21. SCI Transmitter Block Diagram with DMA

### 31.4.3.1 Character Length

The SCI transmitter can accommodate either 8-bit or 9-bit data characters. The state of CTRL1[M] determines the length of data characters.

### 31.4.3.2 Character Transmission

During an SCI transmission, the transmit shift register shifts a frame out to the TXD pin. The SCI data register is the write-only buffer between the internal data bus and the transmit shift register.

To initiate an SCI transmission:

1. Enable the transmitter by writing a logic 1 to the transmitter enable bit (CTRL1[TE]).
2. Clear the transmit data register empty flag, STAT[TDRE], by first reading the SCI status register (STAT) and then writing to the SCI data register (DATA).
3. Repeat step 2 for each subsequent transmission.

Writing CTRL1[TE] bit from 0 to a 1 automatically loads the transmit shift register with a preamble of 10 ones (if CTRL1[M] = 0) or 11 ones (if CTRL1[M] = 1). After the preamble shifts out, control logic automatically transfers the data from the SCI data register into the transmit shift register. A logic zero start bit automatically goes into the least significant bit position of the transmit shift register. A logic one stop bit goes into the most significant bit (MSB) position of the frame.

Hardware supports odd or even parity. When parity is enabled, the MSB of the data character is replaced by the parity bit.

The transmit data register empty flag, STAT[TDRE], becomes set when the SCI data register transfers a character to the transmit shift register. STAT[TDRE] indicates that the SCI data register can accept new data from the internal data bus. If the transmitter empty interrupt enable bit, CTRL1[TEIE], is also set, STAT[TDRE] generates a transmitter interrupt request.

When the transmit shift register is not transmitting a frame and CTRL1[TE]=1, the TXD pin goes to the idle condition, logic one. If at any time software clears CTRL1[TE], the transmitter relinquishes control of the port I/O pin upon completion of the current transmission, causing the TXD pin to go to a high z state.

If software clears CTRL1[TE] while a transmission is in progress (STAT[TIDLE] = 0), the frame in the transmit shift register continues to shift out. Then transmission stops even if there is data pending in the SCI data register. To avoid accidentally cutting off the last frame in a message, always wait for STAT[TDRE] to go high after the last frame before clearing CTRL1[TE].

To separate messages with preambles with minimum idle line time, use this sequence between messages:

1. Write the last character of the first message to the DATA register.
2. Wait for STAT[TDRE] to go high while CTRL2[TFWM] = 00, indicating the transfer of the last frame to the transmit shift register.
3. Queue a preamble by clearing and then setting CTRL1[TE].
4. Write the first character of the second message to the DATA register.



### 31.4.3.3 Break Characters

Writing a logic one to the send break bit, CTRL1[SBK], loads the transmit shift register with a break character. A break character contains all logic zeroes and has no start, stop, or parity bit. Break character length depends on CTRL1[M]. As long as CTRL1[SBK] is at logic one, transmitter logic continuously loads break characters into the transmit shift register. After software clears CTRL1[SBK], the shift register finishes transmitting the last break character and then transmits at least one logic one. The automatic logic one at the end of the last break character guarantees the recognition of the start bit of the next frame.

In order to send an 11 bit break character, set the CTRL1[M] bit, set and then clear CTRL1[SBK], then poll STAT[TIDLE]. Once STAT[TIDLE] is asserted the CTRL1[M] bit can be cleared in order for future data words to be 8 bits long.

The SCI recognizes a break character when a start bit is followed by eight or nine logic zero data bits and a logic zero where the stop bit should be. Receiving a break character has these effects on SCI registers:

- Sets the framing error flag, STAT[FE]
- Sets the receive data register full flag, STAT[RDRF], if CTRL2[RFWM] = 00
- Clears the SCI data register
- May set the overrun flag (STAT[OR]), noise flag (STAT[NF]), parity error flag (STAT[PF]), or receiver active flag (STAT[RAF])

### 31.4.3.4 Preambles

A preamble contains all logic ones and has no start, stop, or parity bit. Preamble length depends on CTRL1[M]. The preamble is a synchronizing mechanism that begins the first transmission initiated after writing CTRL1[TE] from 0 to 1.

If CTRL1[TE] is cleared during a transmission, the TXD pin becomes idle after completion of the transmission in progress. Clearing and then setting CTRL1[TE] during a transmission queues a preamble to be sent after the frame currently being transmitted.

#### Note

Toggle CTRL1[TE] for a queued preamble when STAT[TDRE] becomes set and immediately before writing the next character to the DATA register.

When queueing a preamble, return CTRL1[TE] to logic one before the stop bit of the current frame shifts out to the TXD pin. Setting CTRL1[TE] after the stop bit appears on TXD causes data previously written to the SCI data register to be lost.

### 31.4.4 Receiver

The following figure is the block diagram of the SCI receiver.




Figure 31-22. SCI Receiver Block Diagram with DMA

#### 31.4.4.1 Character Length

The SCI receiver can accommodate either 8-bit or 9-bit data characters. The state of CTRL1[M] determines the length of data characters.

### 31.4.4.2 Character Reception

During an SCI reception, the receive shift register shifts a frame in from the RXD pin. The SCI data register/FIFO is the read-only buffer between the internal data bus and the receive shift register.

After a complete frame shifts into the receive shift register, the data portion of the frame along with the STAT[FE], STAT[NF], STAT[PF], and STAT[LSE] status flags transfer to the SCI data register. The receive data register full flag, STAT[RDRF], becomes set when the RX FIFO word count is above the watermark, indicating that a received character can be read. When the FIFO is enabled, there can be received data words to be read even if STAT[RDRF] is not set. If the receive interrupt enable bit, CTRL1[RFIE], is also set, STAT[RDRF] generates a Receiver Full interrupt request.


The STAT[FE], STAT[NF], STAT[PF], and STAT[LSE] flags are associated with the current character to be read from the receive data register/FIFO. When responding to a receiver error interrupt, read both the DATA register and the STAT register, and then write the STAT register to clear the error flags. When responding to a receiver full interrupt, it is necessary to read only the DATA register.

### 31.4.4.3 Data Sampling

The receiver samples the RXD pin at the RT clock rate. The RT clock is an internal signal with a frequency 16 times the baud rate. To adjust for baud rate mismatch, the RT clock (shown in the following figure) is resynchronized:

- After every start bit
- After the receiver detects a data bit change from logic 1 to logic 0 (after most data bit samples at RT8, RT9, and RT10 return a valid logic 1 and most of the next RT8, RT9, and RT10 samples return a valid logic 0)

To locate the start bit, data recovery logic does an asynchronous search for a logic 0 preceded by three logic ones. When the falling edge of a possible start bit occurs, the RT clock begins to count to 16.



**Figure 31-23. Receiver Data Sampling**

To verify the start bit and to detect noise, data recovery logic takes samples at RT3, RT5, and RT7. The following table summarizes the results of the start bit verification samples.

**Table 31-27. Start Bit Verification**

RT3, RT5, and RT7 Samples	Start Bit Verification	Noise Flag
000	Yes	0
001	Yes	1
010	Yes	1
011	No	0
100	Yes	1
101	No	0
110	No	0
111	No	0

If start bit verification is not successful, the RT clock is reset and a new search for a start bit begins.

To determine the value of a data bit and to detect noise, recovery logic takes samples at RT8, RT9, and RT10. The following table summarizes the results of the data bit samples.

**Table 31-28. Data Bit Recovery**

RT8, RT9, and RT10 Samples	Data Bit Determination	Noise Flag
000	0	0
001	0	1
010	0	1
011	1	1
100	0	1
101	1	1
110	1	1
111	1	0

### Note


The RT8, RT9, and RT10 samples do not affect start bit verification. If any or all of the RT8, RT9, and RT10 start bit samples are logic ones following a successful start bit verification, the noise flag (STAT[NF]) is set and the receiver assumes that the bit is a start bit (logic zero).

To verify a stop bit and to detect noise, recovery logic takes samples at RT8, RT9, and RT10. The following table summarizes the results of the stop bit samples.

**Table 31-29. Stop Bit Recovery**

RT8, RT9, and RT10 Samples	Framing Error Flag	Noise Flag
000	1	0
001	1	1
010	1	1
011	0	1
100	1	1
101	0	1
110	0	1
111	0	0

In the following figure, the verification samples RT3 and RT5 determine that the first low detected was noise and not the beginning of a start bit. The RT clock is reset and the start bit search begins again. The noise flag is not set because the noise occurred before the start bit was found.



**Figure 31-24. Start Bit Search Example 1**

In the following figure, noise is perceived as the beginning of a start bit because the verification sample at RT3 is high. The RT3 sample sets the noise flag. Although the perceived bit time is misaligned, the data samples RT8, RT9, and RT10 are within the bit time and data recovery is successful.




Figure 31-25. Start Bit Search Example 2

In the following figure, a large burst of noise is perceived as the beginning of a start bit, although the test sample at RT5 is high. The RT5 sample sets the noise flag. Although this is a worst-case misalignment of perceived bit time, the data samples RT8, RT9, and RT10 are within the bit time and data recovery is successful.






Figure 31-26. Start Bit Search Example 3

The following figure shows the effect of noise early in the start bit time. Although this noise does not affect proper synchronization with the start bit time, it does set the noise flag.



**Figure 31-27. Start Bit Search Example 4**

The following figure shows a burst of noise near the beginning of the start bit that resets the RT clock. The sample after the reset is low but is not preceded by three high samples that would qualify as a falling edge. Depending on the timing of the start bit search and on the data, the frame may be missed entirely or it may set the framing error flag.



**Figure 31-28. Start Bit Search Example 5**

In the following figure, a noise burst makes the majority of data samples RT8, RT9, and RT10 high. This sets the noise flag but does not reset the RT clock. In start bits only, the RT8, RT9, and RT10 data samples are ignored.




Figure 31-29. Start Bit Search Example 6

### 31.4.4.4 Framing Errors

If the data recovery logic does not detect a logic one where the stop bit should be in an incoming frame, it sets the framing error flag, STAT[FE]. A break character also sets STAT[FE] because a break character has no stop bit. STAT[FE] is set at the same time that STAT[RDRF] is set.

### 31.4.4.5 Baud-Rate Tolerance


A transmitting device may be operating at a baud rate below or above the receiver baud rate. Accumulated bit time misalignment can cause one of the three stop bit data samples to fall outside the actual stop bit. Then a noise error occurs. If more than one of the samples is outside the stop bit, a framing error occurs. In most applications, the baud rate tolerance is much more than the degree of misalignment that is likely to occur.

As the receiver samples an incoming frame, it resynchronizes the RT clock on any valid falling edge within the frame. Resynchronization within frames corrects misalignments between transmitter bit times and receiver bit times.

### 31.4.4.6 Slow Data Tolerance

The following figure shows how much a slow received frame can be misaligned without causing a noise error or a framing error. The slow stop bit begins at RT8 instead of RT1 but arrives in time for the stop bit data samples at RT8, RT9, and RT10.





**Figure 31-30. Slow Data**

For an 8-bit data character, data sampling of the stop bit takes the receiver the following number of cycles:

$$9 \text{ bit} \times 16 \text{ RT cycles} + 10 \text{ RT cycles} = 154 \text{ RT cycles}$$

With the misaligned character shown in the data figure, the receiver counts 154 RT cycles at the point when the count of the transmitting device is:

$$9 \text{ bit} \times 16 \text{ RT cycles} + 3 \text{ RT cycles} = 147 \text{ RT cycles}$$

The maximum percent difference between the receiver count and the transmitter count of a slow 8-bit data character with no errors is:

$$((154-147) / 154) = 4.54\%$$

For a 9-bit data character, data sampling of the stop bit takes the receiver the following number of cycles:

$$10 \text{ bit} \times 16 \text{ RT cycles} + 10 \text{ RT cycles} = 170 \text{ RT cycles}$$

With the misaligned character shown in the slow data figure, the receiver counts 170 RT cycles at the point when the count of the transmitting device is:


$$10 \text{ bit} \times 16 \text{ RT cycles} + 3 \text{ RT cycles} = 163 \text{ RT cycles}$$

The maximum percent difference between the receiver count and the transmitter count of a slow 9-bit character with no errors is:

$$((170-163) / 170) = 4.12\%$$

### 31.4.4.7 Fast Data Tolerance

The following figure shows how much a fast received frame can be misaligned without causing a noise error or a framing error. The fast stop bit ends at RT10 instead of RT16 but is still sampled at RT8, RT9, and RT10.



**Figure 31-31. Fast Data**

For an 8-bit data character, data sampling of the stop bit takes the receiver the following number of cycles:

$$9 \text{ bit} \times 16 \text{ RT cycles} + 10 \text{ RT cycles} = 154 \text{ RT cycles}$$

With the misaligned character shown in the fast data figure, the receiver counts 154 RT cycles at the point when the count of the transmitting device is:

$$10 \text{ bit} \times 16 \text{ RT cycles} = 160 \text{ RT cycles}$$

The maximum percent difference between the receiver count and the transmitter count of a fast 8-bit character with no errors is:

$$\frac{(154-160)}{154} = 3.90\%$$

For a 9-bit data character, data sampling of the stop bit takes the receiver the following number of cycles:

$$10 \text{ bit} \times 16 \text{ RT cycles} + 10 \text{ RT cycles} = 170 \text{ RT cycles}$$

With the misaligned character shown in the fast data figure, the receiver counts 170 RT cycles at the point when the count of the transmitting device is:

$$11 \text{ bit} \times 16 \text{ RT cycles} = 176 \text{ RT cycles}$$

The maximum percent difference between the receiver count and the transmitter count of a fast 9-bit character with no errors is:

$$\frac{(170-176)}{170} = 3.53\%$$

### 31.4.4.8 Receiver Wakeup

So that the SCI can ignore transmissions intended only for other receivers in multiple-receiver systems, the receiver can be put into a standby state. Setting the receiver wakeup bit, CTRL1[RWU], puts the receiver into a standby state during which receiver interrupts are disabled.

The transmitting device can address messages to selected receivers by including addressing information in the initial frame or frames of each message.

CTRL1[WAKE] determines how the SCI is brought out of the standby state to process an incoming message. CTRL1[WAKE] enables either idle line wakeup or address mark wakeup:

- Idle input line wakeup (CTRL1[WAKE] = 0): In this wakeup method, an idle condition on the RXD pin clears CTRL1[RWU] and wakes the SCI. The initial frame (or frames) of every message contains addressing information. All receivers evaluate the addressing information, and receivers for which the message is addressed process the frames that follow. Any receiver for which a message is not addressed can set its CTRL1[RWU] bit and return to the standby state. CTRL1[RWU] remains set and the receiver remains on standby until another preamble appears on the RXD pin.

The idle line wakeup method requires that messages be separated by at least one preamble and that no message contains preambles.

The preamble that wakes a receiver does not set the receiver idle bit, STAT[RIDLE], or the receive data register full flag, STAT[RDRF].

- Address mark wakeup (CTRL1[WAKE] = 1): In this wakeup method, a logic one in the most significant bit (MSB) position of a frame clears CTRL1[RWU] and wakes up the SCI. The logic one in the MSB position marks a frame as an address frame that contains addressing information. All receivers evaluate the addressing information, and the receivers for which the message is addressed process the frames that follow. Any receiver for which a message is not addressed can set its RWU bit and return to the standby state. CTRL1[RWU] remains set and the receiver remains on standby until another address frame appears on the RXD pin.

The logic one MSB of an address frame clears the receiver's CTRL1[RWU] bit before the stop bit is received and sets STAT[RDRF].

The address mark wakeup method allows messages to contain preambles but requires that the MSB be reserved for use in address frames.


### Note

With CTRL1[WAKE] clear, setting CTRL1[RWU] after the RXD pin is idle can cause the receiver to wake up immediately.

#### 31.4.4.9 Single-Wire Operation

Normally, the SCI uses two pins for transmitting and receiving. In single-wire operation, the RXD pin is disconnected from the SCI but is enabled, meaning CTRL1[RE] must be 1, and is available as a general-purpose I/O pin. The SCI uses the TXD pin for both receiving and transmitting.

Setting CTRL1[TE] configures TXD as the output for transmitted data. Clearing CTRL1[TE] configures TXD as the input for received data.




**Figure 31-32. Single-Wire Operation (CTRL1[LOOP] = 1, CTRL1[RSRC] = 1)**

Enable single-wire operation by setting CTRL1[LOOP] and the receiver source bit, CTRL1[RSRC]. Setting CTRL1[LOOP] disables the path from the RXD pin to the receiver. Setting CTRL1[RSRC] connects the receiver input to the output of the TXD pin driver.

### 31.4.4.10 Loop Operation

In loop operation the transmitter output goes to the receiver input. The RXD pin is disconnected from the SCI and is available as a general-purpose I/O pin.

Setting CTRL1[TE] connects the transmitter output to the TXD pin. Clearing CTRL1[TE] disconnects the transmitter output from the TXD pin.



**Figure 31-33. Loop Operation (CTRL1[LOOP] = 1, CTRL1[RSRC] = 0)**

Enable loop operation by setting CTRL1[LOOP] and clearing CTRL1[RSRC]. Setting CTRL1[LOOP] disables the path from the RXD pin to the receiver. Clearing CTRL1[RSRC] connects the transmitter output to the receiver input. Both the transmitter and receiver must be enabled (CTRL1[TE] = 1 and CTRL1[RE] = 1).

## 31.4.5 DMA Operation

DMA operation is an optional feature that may not be implemented on all chips.

### 31.4.5.1 Transmit DMA Operation

Setting CTRL2[TDE] enables Transmit DMA mode. In this mode, the transmitter empty interrupt is suppressed, and instead a transmitter DMA request is generated whenever there is an empty space in the TX FIFO. The DMA controller then writes to the DATA register, clearing the request.

### 31.4.5.2 Receive DMA Operation

Setting CTRL2[RDE] enables Receiver DMA mode. In this mode, the Receiver Full interrupt is suppressed, and instead a Receiver DMA request is generated whenever there is data in the RX FIFO. The DMA controller then reads the DATA register, clearing the request.

### 31.4.5.3 Receiver Wakeup with DMA

If DMA operation is desired during either of the wakeup modes of operation, DMA requests should only be made for a message that is addressed to the receiver. In other words, wakeup operation proceeds normally until a desired receive message is identified. Then DMA requests are generated to buffer the remainder of the message. An example of the DMA receive operations is shown in [Table 31-30](#).

**Table 31-30. Receive DMA Operations**

1. Configure the SCI for standard receive operation	
2. SCI receives the first frame of the incoming message and stores it in the DATA register	
3. A SCI Receiver Full interrupt occurs	
4. The ISR looks at the message address information and determines that:	
<b>MESSAGE NOT FOR US</b>	<b>MESSAGE IS FOR US</b>
5. Configure SCI for RWU mode and wait for the end of the message. Repeat from step 1.	5. Enable DMA operation
	6. Enable DMA interrupts at the completion of the message.
	7. When the DMA interrupt occurs: process the message and return to step 1.

### 31.4.6 LIN Slave Operation

LIN slave operation occurs when CTRL2[LIN MODE] is set. The receiver searches for a break character consisting of at least 11 consecutive samples of logic zero, the next field to be received is the sync field. The sync field is a word with 0x55 data that produces an alternating 0 and 1 pattern. The receiver detects the falling edge at the beginning of the

start bit and starts counting system clocks until the falling edge at the beginning of data bit 7 is detected, at which point it stops counting. This count is divided by 8 (for the 8-bit periods that have passed) and further divided by 16 to provide new RATE[SBR] and RATE[FRAC\_SBR] values. If the data value of the sync field is 0x55, then these new RATE[SBR] and RATE[FRAC\_SBR] values are placed in the baud rate register. Then the slave is considered synced to the master and further data words are received properly. If the data value of the sync field isn't 0x55, then the LIN sync error (STAT[LSE]) bit is set and subsequent received data bytes should be ignored.

To detect the break character successfully, the initial baud rate for this slave device must be within 15 percent of the nominal baud rate for the LIN master device.

## 31.4.7 Low-Power Options

### 31.4.7.1 Run Mode

Clearing the transmitter enable or receiver enable bits (CTRL1[TE] or CTRL1[RE]) reduces power consumption in run mode. SCI registers are still accessible when CTRL1[TE] or CTRL1[RE] is cleared, but clocks to the core of the SCI are disabled.

### 31.4.7.2 Wait Mode

SCI operation in wait mode depends on the state of CTRL1[SWAI].

- If CTRL1[SWAI] is clear, the SCI operates normally when the DSC core is in wait mode.
- If CTRL1[SWAI] is set, SCI clock generation ceases and the SCI module enters a power-conservation state when the DSC core is in wait mode. SCI registers are not accessible. Setting CTRL1[SWAI] does not affect the state of the receiver enable bit, CTRL1[RE], or the transmitter enable bit, CTRL1[TE].

If CTRL1[SWAI] is set, any transmission or reception in progress stops at wait mode entry. The transmission or reception resumes when either an internal or external interrupt brings the DSC out of wait mode. Exiting wait mode via reset aborts any transmission or reception in progress and resets the SCI.

### 31.4.7.3 Stop Mode

SCI operation in stop mode depends on the state of the SCI stop disable bit in the SIM's applicable stop disable register.

- If the SCI stop disable bit is clear, the SCI is inactive in stop mode to reduce power consumption. The STOP instruction does not affect the SCI registers' states. SCI operation resumes after an interrupt brings the CPU out of stop mode. Exiting stop mode by reset aborts any transmission or reception in progress and resets the SCI.
- If the SCI stop disable bit is set, the SCI operates normally in stop mode.

## 31.5 Resets

Any system reset completely resets the SCI.

## 31.6 Clocks

All timing is derived from the IP Bus clock, which is the main clock for this module. See [Baud-Rate Generation](#) about how the data rate is determined.

## 31.7 Interrupts

**Table 31-31. Interrupt Summary**

Interrupt	Source	Description
TDRE	Transmitter	Transmit Data Register Empty interrupt
TIDLE	Transmitter	Transmit Idle interrupt
RERR	Receiver	Receive Error (FE, NF, PF, LSE, or OR) interrupt
RDRF/OR	Receiver	Receive Data Register Full / Overrun / Active Edge interrupt

### 31.7.1 Description of Interrupt Operation

**Table 31-32. SCI Interrupt Sources**

Interrupt Source	Flag	Local Enable	Description
Transmitter	STAT[TDRE]	CTRL1[TEIE]	Transmit Data Register Empty interrupt
Transmitter	STAT[TIDLE]	CTRL1[TIIE]	Transmit Idle interrupt

*Table continues on the next page...*

**Table 31-32. SCI Interrupt Sources (continued)**

Interrupt Source	Flag	Local Enable	Description
Receiver	STAT[RDRF] STAT[OR]	CTRL1[RFIE]	Receive Data Register Full / Overrun / Active Edge interrupt
	STAT[RIEF]		
Receiver	STAT[FE] STAT[NF] STAT[PF] STAT[LSE] STAT[OR]	CTRL1[REIE]	Receive Error (FE, NF, PF, LSE, or OR) interrupt

### 31.7.1.1 Transmitter Empty Interrupt

The transmitter empty interrupt is enabled by setting CTRL1[TEIE]. When this interrupt is enabled, an interrupt is generated while data is transferred from the SCI data register to the transmit shift register. The interrupt service routine should read the STAT register, verify that STAT[TDRE] is set, and write the next data to be transmitted to the DATA register, which clears STAT[TDRE].

**NOTE**

This interrupt is disabled if CTRL2[TDE] is set, enabling transmit DMA operations.

### 31.7.1.2 Transmitter Idle Interrupt

The transmitter idle interrupt is enabled by setting CTRL1[TIIE]. This interrupt indicates that STAT[TIDLE] is set and the transmitter is no longer sending data, preamble, or break characters. The interrupt service routine should read the STAT register, verify STAT[TIDLE] is set, and initiate a preamble, break, or write a data character to the DATA register. Any of these actions clears STAT[TIDLE] because the transmitter is then busy.

### 31.7.1.3 Receiver Full Interrupt

The receiver full interrupt is enabled by setting CTRL1[RFIE]. This interrupt indicates that receive data is available in the DATA register. The interrupt service routine should read the STAT register, verify that STAT[RDRF] is set, and then read the data from the DATA register, which clears STAT[RDRF].



**NOTE**

This interrupt is disabled if CTRL2[RDE] is set, enabling receive DMA operations.

**31.7.1.4 Receiver Edge Interrupt**

This interrupt is used signal that an active edge has been observed on the RXD input pin. An interrupt is generated only when enabled using the CTRL2[RIEIE] bit. The CTRL[POL] bit determines which logic state is considered active. This interrupt is typically used to wake the part from stop mode.

**31.7.1.5 Receive Error Interrupt**

The receive error interrupt is enabled by setting CTRL1[REIE]. This interrupt indicates that the receiver detected any of the errors reflected by the following conditions:

- Noise flag (STAT[NF]) set
- Parity error flag (STAT[PF]) set
- Framing error flag (STAT[FE]) set
- Overrun flag (STAT[OR]) set
- LIN sync error flag (STAT[LSE]) set

The interrupt service routine should read the STAT register to determine which of the error flags was set. The error flag is cleared by writing (anything) to the STAT register. Then software should take the appropriate action to handle the error condition.

**31.7.2 Recovery from Wait and Stop Mode**

Any enabled SCI interrupt request can bring the DSC core out of wait mode or stop mode (if the SCI module is enabled in stop mode).

## 31.8 DMA Requests

**Table 31-33. SCI DMA Request Sources**

DMA Request Source	Flag	Local Enable	Description
Transmitter	STAT[TDMA]	CTRL2[TDE]	Transmit Data Write Request
Receiver	STAT[RDMA]	CTRL2[RDE]	Receive Data Read Request

### 31.8.1 Transmit Data Write Request

This request is enabled by setting CTRL2[TDE]. Once enabled, the request is generated when there is an empty space in the TX data register/FIFO. The DMA controller should write data to the register/FIFO until full.

### 31.8.2 Receive Data Read Request

This request is enabled by setting CTRL2[RDE]. Once enabled, the request is generated when there is data in the RX data register/FIFO. The DMA controller should read the data register/FIFO until empty.

# Chapter 32

## Queued Serial Peripheral Interface (QSPI)

### 32.1 Introduction

#### 32.1.1 Overview

The serial peripheral interface (SPI) module enables full-duplex, synchronous, serial communication between the chip and peripheral devices, including other chips. Software can poll the SPI status flags or SPI operation can be interrupt driven. The block contains six 16-bit memory mapped registers for control parameters, status, and data transfer.

Features of the SPI module include the following:

- Full-duplex operation
- Master and slave modes
- Double-buffered operation with separate transmit and receive registers
- Programmable Length Transactions (2 to 16 bits)
- Programmable transmit and receive shift order (MSB or LSB first)
- Fourteen master mode frequencies (maximum = bus frequency  $\div$  2)
- Maximum slave mode frequency = bus frequency  $\div$  4
- Serial clock with programmable polarity and phase
- Two separately enabled interrupts:
  - SPRF (SPI receiver full)
  - SPTE (SPI transmitter empty)
- Mode fault error flag with interrupt capability
- Overflow error flag with interrupt capability

- Wired OR mode functionality enabling connection to multiple SPIs
- Stop mode holdoff
- Separate RX and TX FIFO capable of handling 4 transactions

Maximum SPI data rates are limited by I/O pad performance as specified in the device's data sheet.

### 32.1.2 Block Diagram




Figure 32-1. SPI Block Diagram

## 32.2 Signal Descriptions

### 32.2.1 External I/O Signals

The following are external I/O signals at the device interface. All of these pins are bidirectional.

**Table 32-1. External I/O**

Signal Name	Description	Direction	
		Master	Slave
MOSI	Master-out Slave-in Pad Pin	Output	Input
MISO	Master-in Slave-out Pad Pin	Input	Output
SCLK	Slave Clock Pad Pin	Output	Input
$\overline{SS}$	Slave Select Pad Pin (Active Low)	See <a href="#">Table 32-2</a> .	

#### 32.2.1.1 MISO (Master In/Slave Out)

MISO is one of the two SPI module pins that transmit serial data. In full duplex operation, the MISO pin of the master SPI module is connected to the MISO pin of the slave SPI module. The master SPI simultaneously receives data on its MISO pin and transmits data from its MOSI pin.

Slave output data on the MISO pin is enabled only when the SPI is configured as a slave. The SPI is configured as a slave when its SPMSTR bit (see the description of the SPI status and control register) is logic zero and its SS pin is at logic zero. To support a multiple-slave system, a logic one on the  $\overline{SS}$  pin puts the MISO pin in a high-impedance state.

#### 32.2.1.2 MOSI (Master Out/Slave In)

MOSI is one of the two SPI module pins that transmits serial data. In full-duplex operation, the MOSI pin of the master SPI module is connected to the MOSI pin of the slave SPI module. The master SPI simultaneously transmits data from its MOSI pin and receives data on its MISO pin.

### 32.2.1.3 SCLK (Serial Clock)

The serial clock synchronizes data transactions between master and slave devices. In a master device, the SCLK pin is the clock output. In a slave device, the SCLK pin is the clock input. In full duplex operation, the master and slave devices exchange data in the same number of clock cycles as the number of bits of transmitted data.

### 32.2.1.4 $\overline{SS}$ (Slave Select)

The  $\overline{SS}$  pin has various functions depending on the current state of the SPI. For an SPI configured as a slave, the  $\overline{SS}$  is used to select a slave. For  $CPHA = 0$ , the  $\overline{SS}$  is used to define the start of a transaction. Because it is used to indicate the start of a transaction, the  $\overline{SS}$  must be toggled high and low between each full length set of data transmitted for the  $CPHA = 0$  format. However, it can remain low between transactions for the  $CPHA = 1$  format.

When an SPI is configured as a slave, the  $\overline{SS}$  pin is always configured as an input. The MODFEN bit can prevent the state of the  $\overline{SS}$  from creating a MODF error.

#### NOTE

A logic one voltage on the  $\overline{SS}$  pin of a slave SPI puts the MISO pin in a high-impedance state. The slave SPI ignores all incoming SCLK clocks, even if it is already in the middle of a transaction. A mode fault occurs if the  $\overline{SS}$  pin changes state during a transaction.

When an SPI is configured as a master, the  $\overline{SS}$  input can be used in conjunction with the MODF flag to prevent multiple masters from driving MOSI and SCLK. For the state of the  $\overline{SS}$  pin to set the MODF flag, the MODFEN bit in the SPI Status and Control register must be set.

**Table 32-2. SPI IO Configuration**

SPE	SPMSTR	MODFEN	SPI CONFIGURATION	STATE OF $\overline{SS\_B}$ LOGIC
0	X <sup>1</sup>	X	Not Enabled	$\overline{SS}$ ignored by SPI
1	0	X	Slave	Input-only to SPI
1	1	0	Master without MODF	$\overline{SS}$ input ignored by SPI, $\overline{SS}$ output may be activated under software or hardware control to select slave devices.
1	1	1	Master with MODF	Input-only to SPI

1. X = don't care

## 32.3 Memory Map Registers

Six registers control and monitor QSPI module operation. These registers should be accessed only with word accesses. Accesses with lengths other than word lengths result in undefined results. Before QSPI registers can be changed, the bit corresponding to the QSPI must be set to 1 in the appropriate PCE register of the SIM.

**QSPI memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E0B0	SPI Status and Control Register (QSPI0_SPSCR)	16	R/W	6141h	<a href="#">32.3.1/796</a>
E0B1	SPI Data Size and Control Register (QSPI0_SPDSR)	16	R/W	<a href="#">See section</a>	<a href="#">32.3.2/800</a>
E0B2	SPI Data Receive Register (QSPI0_SPDRR)	16	R	0000h	<a href="#">32.3.3/802</a>
E0B3	SPI Data Transmit Register (QSPI0_SPDTR)	16	W	0000h	<a href="#">32.3.4/803</a>
E0B4	SPI FIFO Control Register (QSPI0_SPFIFO)	16	R/W	000Ch	<a href="#">32.3.5/805</a>
E0B5	SPI Word Delay Register (QSPI0_SPWAIT)	16	R/W	0000h	<a href="#">32.3.6/807</a>
E0B6	SPI Control Register 2 (QSPI0_SPCTL2)	16	R/W	0000h	<a href="#">32.3.7/807</a>
E0C0	SPI Status and Control Register (QSPI1_SPSCR)	16	R/W	6141h	<a href="#">32.3.1/796</a>
E0C1	SPI Data Size and Control Register (QSPI1_SPDSR)	16	R/W	<a href="#">See section</a>	<a href="#">32.3.2/800</a>
E0C2	SPI Data Receive Register (QSPI1_SPDRR)	16	R	0000h	<a href="#">32.3.3/802</a>
E0C3	SPI Data Transmit Register (QSPI1_SPDTR)	16	W	0000h	<a href="#">32.3.4/803</a>
E0C4	SPI FIFO Control Register (QSPI1_SPFIFO)	16	R/W	000Ch	<a href="#">32.3.5/805</a>
E0C5	SPI Word Delay Register (QSPI1_SPWAIT)	16	R/W	0000h	<a href="#">32.3.6/807</a>
E0C6	SPI Control Register 2 (QSPI1_SPCTL2)	16	R/W	0000h	<a href="#">32.3.7/807</a>

### 32.3.1 SPI Status and Control Register (QSPIx\_SPSCR)

This register does the following:

- Selects master SPI baud rate
- Determines data shift order
- Enables SPI module interrupt requests
- Configures the SPI module as master or slave
- Selects serial clock polarity and phase

**NOTE**

Using BFCLR or BFSET instructions on this register can cause unintended side effects on the status bits.



Address: Base address + 0h offset

Bit	15	14	13	12	11	10	9	8
Read	SPR[2:0]			DSO	ERRIE	MODFEN	SPRIE	SPMSTR
Write	SPR[2:0]			DSO	ERRIE	MODFEN	SPRIE	SPMSTR
Reset	0	1	1	0	0	0	0	1
Bit	7	6	5	4	3	2	1	0
Read	CPOL	CPHA	SPE	SPTIE	SPRF	OVRF	MODF	SPTIE
Write	CPOL	CPHA	SPE	SPTIE				
Reset	0	1	0	0	0	0	0	1

**QSPIx\_SPSCR field descriptions**

Field	Description
15–13 SPR[2:0]	<p>SPI Baud Rate Select</p> <p>In master mode, these read/write bits select one of eight baud rates. SPR2, SPR1, and SPR0 have no effect in slave mode. Reset sets SPR[2:0] to b011.</p> <p>Use the following formula to calculate the SPI baud rate:</p> $\text{Baud rate} = \text{clk}/\text{BD}$ <p>where:</p> <p>clk = Peripheral Bus Clock BD = baud rate divisor</p> <p><b>Restriction:</b> The maximum data transmission rate for the SPI is typically limited by the bandwidth of the I/O drivers on the chip, which can be a function of manufacturing technology. The typical limit in Normal mode is 40 MHz and in Wired-OR mode is 10 MHz. These baud rate limitations apply to both master and slave mode. The value of BD must be set to ensure the module remains within these ranges.</p> <p><b>NOTE:</b> The value of BD can also depend on the values of the SPR3 and BD2X fields in the SPI Data Size and Control Register.</p> <p>000 BD = 2 when SPR3 = 0, BD = 512 when SPR3 = 1 (double BD when BD2X = 1)            001 BD = 4 when SPR3 = 0, BD = 1024 when SPR3 = 1 (double BD when BD2X = 1)            010 BD = 8 when SPR3 = 0, BD = 2048 when SPR3 = 1 (double BD when BD2X = 1)            011 BD = 16 when SPR3 = 0, BD = 4096 when SPR3 = 1 (double BD when BD2X = 1)            100 BD = 32 when SPR3 = 0, BD = 8192 when SPR3 = 1 (double BD when BD2X = 1)            101 BD = 64 when SPR3 = 0 (double BD when BD2X = 1), BD = 16384 when SPR3 = 1 (regardless of BD2X)            110 BD = 128 when SPR3 = 0 (double BD when BD2X = 1), BD = 16384 when SPR3 = 1 (regardless of BD2X)            111 BD = 256 when SPR3 = 0 (double BD when BD2X = 1), BD = 16384 when SPR3 = 1 (regardless of BD2X)</p>
12 DSO	<p>Data Shift Order</p> <p>This read/write bit determines which bit is transmitted or received first, either the MSB or LSB. Both master and slave SPI modules must transmit and receive packets of the same length. Regardless of how this bit is set, when reading from the data receive register or writing to the data transmit register, the LSB is always at bit location 0 and the MSB is at the correct bit position. If the data length is less than 16 bits, the upper bits of data are zero padded.</p>

Table continues on the next page...

### QSPIx\_SPSCR field descriptions (continued)

Field	Description
	0 MSB transmitted first (MSB -> LSB) 1 LSB transmitted first (LSB -> MSB)
11 ERRIE	Error Interrupt Enable  This read/write bit enables the MODF (if MODFEN is also set) and OVRF bits to generate device interrupt requests. Reset clears the ERRIE bit.  0 MODF and OVRF cannot generate device interrupt requests 1 MODF and OVRF can generate device interrupt requests
10 MODFEN	Mode Fault Enable  This read/write bit, when set to 1, allows the MODF flag to be set. If the MODF flag is set, clearing the MODFEN bit does not clear the MODF flag.  If the MODFEN bit is low, the level of the SS_B pin does not affect the operation of an enabled SPI configured as a master. If configured as a master and MODFEN=1, a transaction in progress will stop if SS_B goes low.  For an enabled SPI configured as a slave, having MODFEN low only prevents the MODF flag from being set. It does not affect any other part of SPI operation.
9 SPRIE	SPI Receiver Interrupt Enable  This read/write bit enables interrupt requests generated by the SPRF bit or the receive FIFO watermark register.  0 SPRF interrupt requests disabled 1 SPRF interrupt requests enabled
8 SPMSTR	SPI Master  This read/write bit selects master mode operation or slave mode operation.  0 Slave mode 1 Master mode
7 CPOL	Clock Polarity  This read/write bit determines the logic state of the SCLK pin between transactions. To transmit data between SPI modules, the SPI modules must have identical CPOL values.  0 Rising edge of SCLK starts transaction 1 Falling edge of SCLK starts transaction
6 CPHA	Clock Phase  This read/write bit controls the timing relationship between the serial clock and SPI data. To transmit data between SPI modules, the SPI modules must have identical CPHA values. When CPHA = 0, the SS_B pin of the slave SPI module must be set to 1 between data words. To set SSB to 1 between data words when SSB_AUTO is 1, set SSB_STRB to 1.  <b>Restriction:</b> Do not use CPHA = 0 while in DMA mode.
5 SPE	SPI Enable  This read/write bit enables the SPI module. Clearing SPE causes a partial reset of the SPI.  <b>Restriction:</b> When you change the SPE bit, the write statement must change <i>only</i> the SPE bit. Change any other bits in a separate write statement.  In master mode the SPE bit can be cleared by a mode fault condition.

Table continues on the next page...

**QSPIx\_SPSCR field descriptions (continued)**

Field	Description
	0 SPI module disabled 1 SPI module enabled
4 SPTIE	Transmit Interrupt Enable  This read/write bit enables interrupt requests generated by the SPTE bit or the transmit FIFO watermark register.  0 SPTE interrupt requests disabled 1 SPTE interrupt requests enabled
3 SPRF	SPI Receiver Full  This clearable, read-only flag is set each time data transfers from the shift register to the data receive register and no space is available in the RX queue to receive new data (RX FIFO is full). SPRF generates an interrupt request if the SPRIE bit in the SPI control register is set. This bit automatically clears after the data receive register is read.  0 Receive data register or FIFO is not full. (If using the FIFO, read RFCNT to determine the number of valid words available.) 1 Receive data register or FIFO is full.
2 OVRF	Overflow  This clearable, read-only flag is set if software does not read the data in the receive data register before the next full data enters the shift register. In an overflow condition, the data already in the receive data register is unaffected, and the data shifted in last is lost. Clear the OVRF bit by reading the SPI status and control register with OVRF set and then reading the receive data register.  0 No overflow 1 Overflow
1 MODF	Mode Fault  This clearable, read-only flag is set in a slave SPI if the SS_B pin goes high during a transaction with the MODFEN bit set. In a master SPI, the MODF flag is set if the SS_B pin goes low at any time with the MODFEN bit set. Clear the MODF bit by writing a one to the MODF bit when it is set.  0 SS_B pin at appropriate logic level 1 SS_B pin at inappropriate logic level
0 SPTE	SPI Transmitter Empty  This clearable, read-only flag is set each time the transmit data register transfers data into the shift register and there is no more new data available in the TX queue (TX FIFO is empty). SPTE generates an interrupt request if the SPTIE bit in the SPI control register is set. SPTE is cleared by writing to the data transmit register.  <b>CAUTION:</b> Do not write to the SPI data register unless the SPTE bit is high. Otherwise, data may be lost.  0 Transmit data register or FIFO is not empty. (If using the FIFO, read TFCNT to determine how many words can be written safely.) 1 Transmit data register or FIFO is empty.

### 32.3.2 SPI Data Size and Control Register (QSPiX\_SPDSR)

This read/write register determines the data length for each transaction. The master and slave must transfer the same size data on each transaction. A new value takes effect only at the time the SPI is enabled (the SPE bit in the status and control register is set from 0 to 1). To have a new value take effect, disable and then re-enable the SPI with the new value in the register.

To use the SS\_B control functions in master mode, set the appropriate bit in a GPIO peripheral enable register to enable peripheral control of the SS\_B pin.

Address: Base address + 1h offset

Bit	15	14	13	12	11	10	9	8
Read	WOM	TDMAEN	RDMAEN	BD2X	SSB_IN	SSB_DATA	SSB_ODM	SSB_AUTO
Write								
Reset	0	0	0	0	x*	1	0	0
Bit	7	6	5	4	3	2	1	0
Read	SSB_DDR	SSB_STRB	SSB_OVER	SPR3	DS[3:0]			
Write								
Reset	0	0	0	0	1	1	1	1

\* Notes:

- x = Undefined at reset.

#### QSPiX\_SPDSR field descriptions

Field	Description
15 WOM	<p>Wired-OR Mode</p> <p>The Wired-OR mode (WOM) control bit is used to select the nature of the SPI pins. When enabled (the WOM bit is set), the SPI pins are configured as open-drain drivers. When disabled (the WOM bit is cleared), the SPI pins are configured as push-pull drivers.</p> <p>0 The SPI pins are configured as push-pull drivers. 1 The SPI pins are configured as open-drain drivers with the pull-ups disabled.</p>
14 TDMAEN	<p>Transmit DMA Enable</p> <p>This read/write bit enables DMA control for transmit data.</p>
13 RDMAEN	<p>Receive DMA Enable</p> <p>This read/write bit enables DMA control for receive data.</p>
12 BD2X	<p>Baud Divisor Times</p> <p>Setting this bit causes the Baud Rate Divisor (BD) to be multiplied by two. The SPR bits define BD.</p>
11 SSB_IN	<p>SS_B Input</p> <p>This read only bit shows the current state of the SS_B pin in all modes. The bit's reset state is undefined.</p>

Table continues on the next page...

**QSPIx\_SPDSR field descriptions (continued)**

Field	Description
10 SSB_DATA	<p>SS_B Data</p> <p>This read/write bit is the value to drive on the SS_B pin. This bit is disabled when SSB_AUTO=1 or SSB_STRB=1.</p> <p>0 SS_B pin is driven low if SSB_DDR=1 1 SS_B pin is driven high if SSB_DDR=1</p>
9 SSB_ODM	<p>SS_B Open Drain Mode</p> <p>This read/write bit enables open drain mode on the SS_B pin in master mode.</p> <p>0 SS_B is configured for high and low drive. This mode is generally used in single master systems. 1 SS_B is configured as an open drain pin (only drives low output level). This mode is useful for multiple master systems.</p>
8 SSB_AUTO	<p>SS_B Automatic Mode</p> <p>This read/write bit enables hardware control of the SS_B pin in master mode. (The legacy design requires software to control the SS_B output pin.)</p> <p>The initial falling edge of SS_B is generated and SS_B is held low until the TX buffer or FIFO is empty. This bit may be used alone or in combination with SS_STRB to generate the required SS_B signal.</p> <p>0 SS_B output signal is software generated by directly manipulating the various bits in this register or the GPIO registers (compatible with legacy SPI software). 1 SS_B output signal is hardware generated to create the initial falling edge and final rising edge. The idle state of the SS_B is high.</p> <p><b>Restriction:</b> Do not use if MODFEN = 1.</p>
7 SSB_DDR	<p>SS_B Data Direction</p> <p>This read/write bit controls input/output mode on the SS_B pin in master mode.</p> <p>0 SS_B is configured as an input pin. Use this setting in slave mode or in master mode with MODFEN=1. 1 SS_B is configured as an output pin. Use this setting in master mode with MODFEN=0.</p>
6 SSB_STRB	<p>SS_B Strobe Mode</p> <p>This read/write bit enables hardware pulse of the SS_B pin in master mode between words. This bit may be used alone or in combination with the SS_AUTO to generate the required SS_B signal. Pulses are generated between words irrespective of the setting of CPHA.</p> <p>0 No SS_B pulse between words. 1 SS_B output signal is pulsed high between words. This adds 1.5 baud clocks to the total word period. The idle state of SS_B is low unless SSB_AUTO is high and then the idle state is high.</p> <p><b>Restriction:</b> Do not use if MODFEN = 1.</p>
5 SSB_OVER	<p>SS_B Override</p> <p>This read/write bit overrides the internal SS_B signal input from the I/O pad and replaces it with a level equal to the setting of the SPMSTR bit. This allows the SPI to function in slave mode, when CPHA=1, without committing a GPIO pin to be tied low.</p> <p><b>Restriction:</b> This bit should not be used in multi-slave systems or when CPHA=0.</p> <p><b>Restriction:</b> This bit should not be used in a multi-master system because in master mode a mode fault error cannot be generated.</p>

Table continues on the next page...

### QSPIx\_SPDSR field descriptions (continued)

Field	Description
	0 SS_B internal module input is selected to be connected to a GPIO pin. 1 SS_B internal module input is selected to be equal to SPMSTR.
4 SPR3	SPI Baud Rate Select  Use this bit with SPR[2:0] in the status and control register and BD2X to define the Baud Rate Divisor (BD).
3-0 DS[3:0]	Transaction data size  4'h0 Not allowed 4'h1 2 bits transaction data size 4'h2 3 bits transaction data size 4'h3 4 bits transaction data size 4'h4 5 bits transaction data size 4'h5 6 bits transaction data size 4'h6 7 bits transaction data size 4'h7 8 bits transaction data size 4'h8 9 bits transaction data size 4'h9 10 bits transaction data size 4'hA 11 bits transaction data size 4'hB 12 bits transaction data size 4'hC 13 bits transaction data size 4'hD 14 bits transaction data size 4'hE 15 bits transaction data size 4'hF 16 bits transaction data size

### 32.3.3 SPI Data Receive Register (QSPIx\_SPDRR)

The SPI data receive register is read-only. Reading data from the register shows the last data received after a complete transaction. The SPRF bit is set when new data is transferred to this register.

Address: Base address + 2h offset

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### QSPIx\_SPDRR field descriptions

Field	Description
15 R15	Receive Data Bit 15

Table continues on the next page...

**QSPIx\_SPDRR field descriptions (continued)**

Field	Description
14 R14	Receive Data Bit 14
13 R13	Receive Data Bit 13
12 R12	Receive Data Bit 12
11 R11	Receive Data Bit 11
10 R10	Receive Data Bit 10
9 R9	Receive Data Bit 9
8 R8	Receive Data Bit 8
7 R7	Receive Data Bit 7
6 R6	Receive Data Bit 6
5 R5	Receive Data Bit 5
4 R4	Receive Data Bit 4
3 R3	Receive Data Bit 3
2 R2	Receive Data Bit 2
1 R1	Receive Data Bit 1
0 R0	Receive Data Bit 0

### 32.3.4 SPI Data Transmit Register (QSPIx\_SPDTR)

The SPI data transmit register is write-only. Writing data to this register writes the data to the transmit data buffer. When the SPTE bit is set, new data should be written to this register. If new data is not written while in master mode, a new transaction will not begin until this register is written.

When selected in slave mode, the old data will be re-transmitted. When *not* selected and in slave mode, transmit data will remain unchanged. All data should be written with the LSB at bit 0. This register can only be written when the SPI is enabled (SPE = 1).

### memory Map Registers

Address: Base address + 3h offset

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read																
Write	T15	T14	T13	T12	T11	T10	T9	T8	T7	T6	T5	T4	T3	T2	T1	T0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### QSPiX\_SPDTR field descriptions

Field	Description
15 T15	Transmit Data Bit 15
14 T14	Transmit Data Bit 14
13 T13	Transmit Data Bit 13
12 T12	Transmit Data Bit 12
11 T11	Transmit Data Bit 11
10 T10	Transmit Data Bit 10
9 T9	Transmit Data Bit 9
8 T8	Transmit Data Bit 8
7 T7	Transmit Data Bit 7
6 T6	Transmit Data Bit 6
5 T5	Transmit Data Bit 5
4 T4	Transmit Data Bit 4
3 T3	Transmit Data Bit 3
2 T2	Transmit Data Bit 2
1 T1	Transmit Data Bit 1
0 T0	Transmit Data Bit 0



### 32.3.5 SPI FIFO Control Register (QSPiX\_SPFIFO)

This register is used for FIFO control and status.

Address: Base address + 4h offset

Bit	15	14	13	12	11	10	9	8	
Read	0	TFCNT				0	RFCNT		
Write									
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
Read	0	TFWM			0	RFWM		0	FIFO_ENA
Write									
Reset	0	0	0	0	1	1	0	0	

**QSPiX\_SPFIFO field descriptions**

Field	Description
15 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
14–12 TFCNT	TX FIFO Level  These read-only bits show how many words are used in the TX FIFO. Writes to the data transmit register cause TFCNT to increment, and, as words are pulled for transmission, TFCNT is decremented. Attempts to write new data to the data transmit register are ignored when TFCNT indicates the FIFO is full. If master mode is enabled, transmission continues until the FIFO is empty, even if SPE is set to 0.  000 Tx FIFO empty (if enabled Transmit Empty Interrupt asserted) 001 One word used in Tx FIFO 010 Two words used in Tx FIFO 011 Three words used in Tx FIFO 100 Tx FIFO full
11 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
10–8 RFCNT	RX FIFO Level  These read-only bits show how many words are used in the RX FIFO. As words are received, the value of RFCNT is incremented; as words are read from the data receive register, the value of RFCNT is decremented. There is one word time to read the data receive register between when the SPRF status bit is set (interrupt asserted) and when an overflow condition is flagged.  000 Rx FIFO empty 001 One word used in Rx FIFO 010 Two words used in Rx FIFO 011 Three words used in Rx FIFO 100 Rx FIFO full (if enabled Receiver Full Interrupt asserted)

*Table continues on the next page...*

**QSPIx\_SPFIFO field descriptions (continued)**

Field	Description
7 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
6–5 TFWM	<p><b>Tx FIFO Watermark</b></p> <p>These read/write bits determine how many words must remain in the Tx FIFO before an interrupt is generated. Increasing the value of TFWM increases the allowable latency in servicing the Tx interrupt without underrunning the Tx buffer space. Larger values of TFWM may also increase the number of Tx interrupt service requests because the maximum number of Tx words may not be available when the service routine is activated. If TFWM is set to the minimum value then only one SPI word time in interrupt service latency is allowed before an underrun condition results and continuous transmission is stopped in master mode or the last data word is re-transmitted in slave mode.</p> <p>This field is ignored when FIFO_ENA = 0.</p> <p>To clear an interrupt generated by TFWM, new words must be written to the data transmit register or the value of TFWM must be reduced.</p> <p>00 Transmit interrupt active when Tx FIFO is empty            01 Transmit interrupt active when Tx FIFO has one or fewer words available            10 Transmit interrupt active when Tx FIFO has two or fewer words available            11 Transmit interrupt active when Tx FIFO has three or fewer words available</p>
4 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
3–2 RFWM	<p><b>Rx FIFO Watermark</b></p> <p>These read/write bits determine how many words must be used in the Rx FIFO before an interrupt is generated. Decreasing the value of RFWM increases the allowable latency in servicing the Rx interrupt without overrunning the Rx buffer space. Smaller values of RFWM may also increase the number of Rx interrupt service requests because the maximum number of Rx words may not have been used when the service routine is activated. If RFWM is set to the maximum value then only one SPI word time in interrupt service latency is allowed before an overrun condition results and receive data is lost.</p> <p>This field is ignored when FIFO_ENA = 0.</p> <p>To clear an interrupt generated by RFWM, words must be read from the data receive register or the value of RFWM must be increased.</p> <p>00 Receive interrupt active when Rx FIFO has at least one word used            01 Receive interrupt active when Rx FIFO has at least two words used            10 Receive interrupt active when Rx FIFO has at least three words used            11 Receive interrupt active when Rx FIFO is full</p>
1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
0 FIFO_ENA	<p><b>FIFO Enable</b></p> <p>This read/write bit enables Tx and Rx FIFOs' mode.</p> <p>0 FIFOs are disabled and reset.            1 FIFOs are enabled. FIFOs retain their status even if SPE is set to 0.</p>

### 32.3.6 SPI Word Delay Register (QSPIx\_SPWAIT)

This register is used to control the delay between words.

Address: Base address + 5h offset

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0			WAIT												
Write	[Shaded]															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### QSPIx\_SPWAIT field descriptions

Field	Description
15–13 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
12–0 WAIT	Wait Delay  This 13-bit register controls the time between data transactions in master mode. It sets the delay between words to be a number of Peripheral Bus Clocks equal to (WAIT + 1). This delay is used only when a word is waiting to be transmitted at the completion of the transmission of the current word. If no word is waiting to be transmitted, the SPI goes idle at the completion of the current transmission and subsequently starts transmission immediately when a new word is written to the Data Transmit register.

### 32.3.7 SPI Control Register 2 (QSPIx\_SPCTL2)

This register controls the stop mode holdoff feature.

Address: Base address + 6h offset

Bit	15	14	13	12	11	10	9	8	
Read	0								
Write	[Shaded]								
Reset	0	0	0	0	0	0	0	0	
Bit	7	6	5	4	3	2	1	0	
Read	0							SHEN	
Write	[Shaded]							[Shaded]	
Reset	0	0	0	0	0	0	0	0	

#### QSPIx\_SPCTL2 field descriptions

Field	Description
15–1 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

Table continues on the next page...

**QSPIx\_SPCTL2 field descriptions (continued)**

Field	Description
0 SHEN	<p>Stop Mode Holdoff Enable</p> <p>When enabled, this bit allows the SPI module to hold off entry to chip level stop mode if a word is being transmitted or received. Stop mode will be entered after the SPI finishes transmitting/receiving. This bit does not allow the SPI to wake the chip from stop mode in any way. The SHEN bit can only delay the entry into stop mode. This bit should not be set in slave mode because the state of SS_B (which would be controlled by an external master device) may cause the logic to hold off stop mode entry forever.</p> <p>0 Disable stop mode holdoff . 1 Enable stop mode holdoff while the SPI is transmitting/receiving.</p>

## 32.4 Functional Description

### 32.4.1 Operating Modes

#### 32.4.1.1 Master Mode

The SPI operates in master mode when the SPI master bit, SPMSTR, is set.

**Note**


Configure the SPI module as master or slave before enabling the SPI. Enable the master SPI before enabling the slave SPI. Disable the slave SPI before disabling the master SPI.

Only a master SPI module can initiate transactions. With the SPI enabled, software begins the transaction from the master SPI module by writing to the transmit data register. If the shift register is empty, the data immediately transfers to the shift register, setting the SPI transmitter empty bit, SPTE. The data begins shifting out on the MOSI pin under the control of the SPI serial clock, SCLK.

The SPR3, SPR2, SPR1, and SPR0 bits in the SPI registers control the baud rate generator and determine the speed of the shift register. Through the SCLK pin, the baud rate generator of the master also controls the shift register of the slave peripheral

As the data shifts out on the MOSI pin of the master, external data shifts in from the slave on the master's MISO pin. The transaction ends when the receiver full bit, SPRF, becomes set. At the same time that SPRF becomes set, the data from the slave transfers to the SPI Data Receive register. In normal operation, SPRF signals the end of a transaction. Software clears SPRF by reading the SPI Data Receive register. Writing to the SPI Data Transmit register clears the SPTE bit.

The following figure is an example configuration for a full-duplex master-slave configuration. Having the  $\overline{SS}$  bit of the master device held high is only necessary if  $MODFEN = 1$ . Tying the slave  $\overline{SS}$  bit to ground should only be done if  $CPHA = 1$ .



**Figure 32-23. Full-Duplex Master-Slave Connections**

### 32.4.1.2 Slave Mode

The SPI operates in slave mode when the  $SPMSTR$  bit is 0. In slave mode the  $SCLK$  pin is the input for the serial clock from the master device. Before a data transaction occurs, the  $SS$  pin of the slave SPI must be at logic zero.  $\overline{SS}$  must remain low until the transaction completes or a mode fault error occurs.

#### Note

The SPI must be enabled ( $SPE = 1$ ) for slave transactions to be received.

#### Note

Data in the transmitter shift register is unaffected by  $SCLK$  transitions when the SPI operates as a slave but is deselected ( $\overline{SS} = 1$ ).

In a slave SPI module, data enters the shift register under the control of the serial clock,  $SCLK$ , from the master SPI module. After a full data word enters the shift register of a slave SPI, it transfers to the SPI Data Receive register, and the  $SPRF$  bit is set. To prevent an overflow condition, slave software then must read the receive data register before another full data word enters the shift register.

The maximum frequency of the  $SCLK$  for an SPI configured as a slave is less than 1/2 the bus clock frequency. The frequency of the  $SCLK$  for an SPI configured as a slave does not have to correspond to any SPI baud rate as defined by the  $SPR$  bits. The  $SPR$  bits control only the speed of the  $SCLK$  generated by an SPI configured as a master.

When the master SPI starts a transaction, the data in the slave shift register begins shifting out on the MISO pin. The slave can load its shift register with new data for the next transaction by writing to its transmit data register. The slave must write to its transmit data register at least one bus cycle before the master starts the next transaction. Otherwise, the data that was last transmitted is reloaded into the slave shift register and shifts out on the MISO pin again. Data written to the slave shift register during a transaction remains in a buffer until the end of the transaction.


When the clock phase bit (CPHA) is set, the first edge of SCLK starts a transaction. When CPHA is clear, the falling edge of  $\overline{SS}$  starts a transaction.

**Note**

SCLK must be in the proper idle state before the slave is enabled to preserve the proper SCLK, MISO, MOSI timing relationships.

**32.4.1.3 DMA Mode**

When the TDMAEN or RDMAEN bit is set to 1, the SPI operates in DMA mode. Normal SPTE and/or SPRF interrupts are suppressed. Instead, DMA requests are generated, signaling the DMA controller to read and write the SPDRR or SPDTR as needed. The Transmitter Write DMA request is set whenever there is an open location in the transmit FIFO. Similarly, the Receiver Read DMA request is set whenever the receive FIFO is not empty. The DMA requests are suppressed in the case of an OVRF or MODF interrupt, as shown in [Figure 32-24](#). If the SPI is being used to send and receive data, both TDMAEN and RDMAEN should be enabled or disabled at the same time. If data is only being received or transmitted, TDMAEN or RDMAEN may remain inactive as appropriate. However, in this case, ERRIE must not be set to prevent the DMA request being masked by a mode-fault error or overflow error.



**Figure 32-24. SPI DMA Request Generation**

### 32.4.1.4 Wired-OR Mode

Wired-OR functionality is provided to permit the connection of multiple SPIs. The following figure illustrates the sharing of a single master device between multiple slave SPIs. When the WOM bit is set, the outputs switch from conventional complementary CMOS output to open drain outputs.

This internal pullup resistor brings the line high, and whichever SPI drives the line pulls it low as needed.




Figure 32-25. Master With Two Slaves

## 32.4.2 Transaction Formats

During an SPI transaction, data is simultaneously transmitted (shifted out serially) and received (shifted in serially). A serial clock synchronizes shifting and sampling on the two serial data lines. A slave select line enables selection of an individual slave SPI device. Slave devices that are not selected do not interfere with SPI bus activities. On a master SPI device, the slave select line can optionally be used to indicate multiple-master bus contention.

### 32.4.2.1 Data Transaction Length

The SPI can support data lengths of 2 to 16 bits. The length can be configured in the SPI Data Size and Control register. When the data length is less than 16 bits, the receive data register pads the upper bits with zeros.

### Note

Data can be lost if the data length is not the same for both master and slave devices.

#### 32.4.2.2 Data Shift Ordering

The SPI can be configured to transmit or receive the MSB of the desired data first or last, using the DSO bit in the SPI Status and Control register. Regardless of which bit is transmitted or received first, the data is always written to the SPI Data Transmit register and read from the SPI Data Receive register with the LSB in bit 0 and the MSB in correct position depending on the data transaction size.

#### 32.4.2.3 Clock Phase and Polarity Controls

Software can select any of four combinations of serial clock (SCLK) phase and polarity using two bits in the SPI Status and Control register. The clock polarity is specified by the CPOL control bit, which selects an active high or low clock and has no significant effect on the transaction format.

The clock phase (CPHA) control bit selects one of two fundamentally different transaction formats. The clock phase and polarity should be identical for the master SPI device and the communicating slave device. In some cases, the phase and polarity are changed between transactions, to enable a master device to communicate with peripheral slaves having different requirements.


### Note

Before writing to the CPOL bit or the CPHA bit, disable the SPI (by clearing the SPI enable bit (SPE)).

#### 32.4.2.4 Transaction Format When CPHA = 0


The following figure shows an SPI transaction in which CPHA is logic zero. The figure should not be used as a replacement for data sheet parametric information. It assumes 16 bit data lengths and the MSB shifted out first.





**Figure 32-26. Transaction Format (CPHA = 0)**

Two waveforms are shown for SCLK: one for CPOL = 0 and another for CPOL = 1. The diagram may be interpreted as a master or slave timing diagram since the serial clock (SCLK), master in/slave out (MISO), and master out/slave in (MOSI) pins are directly connected between the master and the slave. The MISO signal is the output from the slave, and the MOSI signal is the output from the master. When CPHA = 0, the first SCLK edge is the MSB capture strobe. Therefore, the slave must begin driving its data before the first SCLK edge, and a falling edge on the  $\overline{SS}$  pin is used to start the slave data transaction. The slave  $\overline{SS}$  pin must be toggled back to high and then low again between each data word transmitted, as shown in the following figure.




**Figure 32-27. CPHA / $\overline{SS}$  Timing**

When CPHA = 0 for a slave, the falling edge of  $\overline{SS}$  indicates the beginning of the transaction. This causes the SPI to leave its idle state and begin driving the MISO pin with the first bit of its data. After the transaction begins, no new data is allowed into the shift register from the transmit data register. Therefore, the SPI data register of the slave must be loaded with transmit data before the falling edge of  $\overline{SS}$ . Any data written after the falling edge is stored in the transmit data register and transferred to the shift register after the current transaction. Also, for correct operation of the slave, SPE must be active before the negative edge of  $\overline{SS}$  to correctly send/receive the first word. The  $\overline{SS}$  line is the slave select input to the slave. The slave SPI drives its MISO output only when its slave select input ( $\overline{SS}$ ) is at logic zero, so that only the selected slave drives to the master.

When  $\overline{\text{CPHA}} = 0$  for a master, normal operation would begin by the master initializing the  $\overline{\text{SS}}$  pin of the slave high. A transfer would then begin by the master setting the  $\overline{\text{SS}}$  pin of the slave low and then writing the SPI Data Transmit register. After a data transfer completes, the master device puts the  $\overline{\text{SS}}$  pin back into the high state. While  $\text{MODFEN} = 1$ , the  $\overline{\text{SS}}$  pin of the master must be high or a mode fault error occurs. If  $\text{MODFEN} = 0$ , the state of the  $\overline{\text{SS}}$  pin is ignored.

### 32.4.2.5 Transaction Format When $\text{CPHA} = 1$

The following figure shows an SPI transaction in which  $\text{CPHA}$  is logic one. The figure should not be used as a replacement for data sheet parametric information. It assumes 16 bit data lengths and the MSB shifted out first.



**Figure 32-28. Transaction Format ( $\text{CPHA} = 1$ )**

Two waveforms are shown for SCLK: one for  $\text{CPOLE} = 0$  and another for  $\text{CPOLE} = 1$ . The diagram may be interpreted as a master or slave timing diagram since the serial clock (SCLK), master in/slave out (MISO), and master out/slave in (MOSI) pins are directly connected between the master and the slave. The MISO signal is the output from the slave, and the MOSI signal is the output from the master.

When  $\text{CPHA} = 1$  for a slave, the first edge of the SCLK indicates the beginning of the transaction. This causes the SPI to leave its idle state and begin driving the MISO pin with the first bit of its data. After the transaction begins, no new data is allowed into the shift register from the transmit data register. Therefore, the SPI data register of the slave must be loaded with transmit data before the first edge of SCLK. Any data written after the first edge is stored in the transmit data register and transferred to the shift register after the current transaction. The  $\overline{\text{SS}}$  line is the slave select input to the slave. The slave SPI drives its MISO output only when its slave select input ( $\overline{\text{SS}}$ ) is at logic zero, so that only the selected slave drives to the master.

When  $CPHA = 1$  for a master, the MOSI pin begins being driven with new data on the first SCLK edge. If  $MODFEN = 0$  the  $\overline{SS}$  pin of the master is ignored. Otherwise, the  $\overline{SS}$  pin of the master must be high or a mode fault error occurs. The  $\overline{SS}$  pin can remain low between transactions. This format may be preferable in systems with only one master and one slave driving the MISO data line.

### 32.4.2.6 Transaction Initiation Latency

When the SPI is configured as a master (SPMSTR is 1), writing to the SPI Data Transmit register starts a transaction.  $CPHA$  has no effect on the delay to the start of the transaction, but it does affect the initial state of the SCLK signal. When  $CPHA = 0$ , the SCLK signal remains inactive for the first half of the first SCLK cycle. When  $CPHA = 1$ , the first SCLK cycle begins with an edge on the SCLK line from its inactive to its active level. The SPI clock rate (selected by SPR2, SPR1, and SPR0) affects the delay from the write to the SPI Data Transmit register and the start of the SPI transaction. The internal baud clock in the master is a derivative of the internal device clock. To conserve power, it is enabled only after the SPMSTR bit is set and there is a new word written to the SPI Data Transmit register. If the SPI Data Transmit register has no new word when the current transaction completes, the internal baud clock is stopped. The initiation delay is a single SPI bit time, as the following figure shows. That is, the delay is 4 bus cycles for DIV4, 8 bus cycles for DIV8, 16 bus cycles for DIV16, 32 bus cycles for DIV32, and so on.

#### Note

The following figure assumes 16-bit data lengths and the MSB shifted out first.




Figure 32-29. Transaction Start Delay (Master)

### 32.4.2.7 $\overline{SS}$ Hardware-Generated Timing in Master Mode

If the `SSB_STRB` bit is set in master mode, the SPI generates a word strobe pulse on  $\overline{SS}$  for a slave device (see the following figures).




Figure 32-30.  $\overline{SS}$  Strobe Timing (CPHA = 0)




Figure 32-31.  $\overline{SS}$  Strobe Timing (CPHA = 1)

If the `SSB_AUTO` bit is set in master mode, the SPI generates the initial falling edge and the final rising edge of  $\overline{SS}$  for a slave device. The  $\overline{SS}$  output has a falling edge one bit time before the first edge of SCLK (see the following figure).





Figure 32-32.  $\overline{SS}$  Auto Timing (CPHA = 1)

### 32.4.3 Transmission Data

The double-buffered data transmit register enables data to be queued and transmitted. For an SPI configured as a master, the queued data is transmitted immediately after the previous transaction has completed. The SPI transmitter empty flag (SPTE) indicates when the transmit data buffer is ready to accept new data. Write to the data transmit register only when the SPTE bit is high. The following figure shows the timing associated with doing back-to-back transactions with the SPI (SCLK has CPHA = 1; CPOL = 0).

#### Note

The following figure assumes 16-bit data lengths and the MSB shifted out first.



**Figure 32-33. SPRF/SPTE Interrupt Timing**

The transmit data buffer enables back-to-back transactions without the slave precisely timing its writes between transactions, as occurs in a system with a single data buffer. Also, in slave mode, if no new data is written to the SPI Data Transmit register, the last value contained in the SPI Data Transmit register is retransmitted if the external master starts a new transaction.

For an idle master that has no data loaded into its transmit buffer and no word currently being transmitted, the SPTE is set again no more than two bus cycles after the SPI Data Transmit register is written. This enables the user to queue up at most a 32-bit value to send. For an SPI operating in slave mode, the load of the shift register is controlled by the external master, and back-to-back writes to the transmit data register are not possible. The SPTE bit indicates when the next write can occur.

### 32.4.4 Error Conditions

The following flags signal SPI error conditions:


- Overflow (OVRF) — Failing to read the SPI Data Receive register before the next data word finishes entering the shift register sets the OVRF bit. The new data word does not transfer to the Receive Data register, and the unread data word can still be read. OVRF is in the SPI Status and Control register.
- Mode fault error (MODF) — The MODF bit indicates that the voltage on the slave select pin ( $\overline{SS}$ ) is inconsistent with the mode of the SPI. MODF is in the SPI Status and Control register.

#### 32.4.4.1 Overflow Error

The overflow flag (OVRF) is set if the SPI Receive Data register still has unread data from a previous transaction when the capture strobe of bit 1 of the next transaction occurs. The bit 1 capture strobe occurs in the middle of SCLK when the data length equals transaction data length minus 1. If an overflow occurs, all data received after the overflow and before the OVRF bit is cleared does not transfer to the SPI Receive Data register and does not set the SPI receiver full bit (SPRF). The unread data that is transferred to the SPI Receive Data register before the overflow occurred can still be read. Therefore, an overflow error always indicates the loss of data. Clear the overflow flag by reading the SPI Status and Control register and then reading the SPI Receive Data register.


OVRF generates a receiver/error interrupt request if the error interrupt enable bit (ERRIE) is also set. It is not possible to enable MODF or OVRF individually to generate a receiver/error interrupt request. However, leaving MODFEN low prevents MODF from being set.

If the SPRF interrupt is enabled and the ERRIE is not enabled, poll the OVRF bit to detect an overflow condition. The following figure shows how it is possible to miss an overflow. The first part of the figure shows how it is possible to read the SPI Status and Control register and the SPI Data Receive register to clear the SPRF without problems. However, as illustrated by the second transaction example, the OVRF bit can be set in between the time that the SPI Status and Control register and the SPI Data Receive register are read.



**Figure 32-34. Missed Read of Overflow Condition**

In this case, an overflow can easily be missed. Since no more SPRF interrupts can be generated until this OVRF is serviced, it is not obvious that data is being lost as more transactions are completed. To prevent this, either enable the OVRF interrupt or do another read of the SPI Status and Control register following the read of the SPI Data Receive register. This ensures that the OVRF was not set before the SPRF was cleared and that future transactions can set the SPRF bit. The following figure illustrates this process. Generally, to avoid this second read of the SPI Status and Control register, enable the OVRF to the device by setting the ERRIE bit.



**Figure 32-35. Clearing SPRF When OVRF Interrupt Is Not Enabled**

### 32.4.4.2 Mode Fault Error

Setting the SPMSTR bit selects master mode and configures the SCLK and MOSI pins as outputs and the MISO pin as an input. Clearing SPMSTR selects slave mode and configures the SCLK and MOSI pins as inputs and the MISO pin as an output. The mode fault bit, MODF, is set any time the state of the slave select pin,  $\overline{SS}$ , is inconsistent with the mode selected by SPMSTR. To prevent SPI pin contention and damage to the device, a mode fault error occurs if:

- The  $\overline{SS}$  pin of a slave SPI goes high during a transaction.
- The  $\overline{SS}$  pin of a master SPI goes low at any time.

For the MODF flag to be set, the mode fault error enable bit (MODFEN) must be set. Clearing the MODFEN bit does not clear the MODF flag but does prevent MODF from being set again after MODF is cleared.

MODF generates a receiver/error interrupt request if the error interrupt enable bit (ERRIE) is also set. It is not possible to enable MODF or OVRF individually to generate a receiver/error interrupt request. However, leaving MODFEN low prevents MODF from being set.



### 32.4.4.2.1 Master Mode Fault

In a master SPI with the mode fault enable bit (MODFEN) set, the mode fault flag (MODF) is set if  $\overline{SS}$  goes to logic zero. A mode fault in a master SPI causes the following events to occur:

- If ERRIE = 1, the SPI generates an SPI receiver/error interrupt request.
- The SPE bit is cleared (SPI disabled).
- The SPTE bit is set.
- The SPI state counter is cleared.

#### Note

Setting the MODF flag does not clear the SPMSTR bit. The SPMSTR bit has no function when SPE = 0. Reading SPMSTR when MODF = 1 shows the difference between a MODF occurring when the SPI is a master and when it is a slave.

In a master SPI, the MODF flag is not cleared until the  $\overline{SS}$  pin is at a logic one or the SPI is configured as a slave.

### 32.4.4.2.2 Slave Mode Fault

When configured as a slave (SPMSTR = 0), the MODF flag is set if the  $\overline{SS}$  pin goes high during a transaction. When CPHA = 0, a transaction begins when  $\overline{SS}$  goes low and ends after the incoming SCLK goes back to its idle level following the shift of the last data bit. When CPHA = 1, the transaction begins when the SCLK leaves its idle level and  $\overline{SS}$  is already low. The transaction continues until the SCLK returns to its idle level following the shift of the last data bit.

In a slave SPI (SPMSTR = 0), the MODF bit generates an SPI receiver/error interrupt request if the ERRIE bit is set. The MODF bit does not clear the SPE bit or reset the SPI in any way. Software can abort the SPI transaction by clearing the SPE bit of the slave.

#### Note

A logic one voltage on the  $\overline{SS}$  pin of a slave SPI puts the MISO pin in a high impedance state. Also, the slave SPI ignores all incoming SCLK clocks, even if it was already in the middle of a transaction. A mode fault occurs if the  $\overline{SS}$  pin changes state during a transaction.

When  $CPHA = 0$ , a MODF occurs if a slave is selected ( $\overline{SS}$  is at logic 0) and later unselected ( $\overline{SS}$  is at logic 1) after the first bit of data has been received (SCLK is toggled at least once). This happens because  $\overline{SS}$  at logic 0 indicates the start of the transaction (MISO driven out with the value of MSB) for  $CPHA = 0$ . When  $CPHA = 1$ , a slave can be selected and then later unselected with no transaction occurring. Therefore, MODF does not occur because a transaction was never begun.

To clear the MODF flag, write a one to the MODF bit in the SPI Status and Control register. If the MODF flag is not cleared by writing a one to the MODF bit, the condition causing the mode fault still exists. In this case, the interrupt caused by the MODF flag can be cleared by disabling the EERIE bit or MODFEN bit (if set) or by disabling the SPI.

### 32.4.5 Resetting the SPI

Any system reset completely resets the SPI. Partial resets occur whenever the SPI enable bit (SPE) is low. Whenever SPE is low, the following occurs:

1. The SPTE flag is set.
2. Any slave mode transaction currently in progress is aborted.
3. Any master mode transaction currently in progress continues to completion.
4. The SPI state counter is cleared, making it ready for a new complete transaction.
5. All the SPI port logic is disabled.

Items 4 and 5 occur after 2 in slave mode, or after 3 in master mode.

The following items are reset only by a system reset:

- The SPI Data Transmit and SPI Data Receive registers
- All control bits in the SPI Status and Control register and the SPI Data Size and Control register
- The status flags SPRF, OVRF, and MODF

By not resetting the control bits when SPE is low, the user can clear SPE between transactions without having to set all control bits again when SPE is set back high for the next transaction.

By not resetting the SPRF, OVRF, and MODF flags, the user can still service these interrupts after the SPI is disabled. The user can disable the SPI by writing 0 to the SPE bit. The SPI is also disabled when a mode fault occurs in an SPI configured as a master.

## 32.5 Interrupts

Four SPI status flags can be enabled to generate device interrupt requests.

**Table 32-27. SPI Interrupts**

Flag	Interrupt Enabled By	Description
SPTIE (Transmitter Empty)	SPI Enable / SPI Transmitter Interrupt Enable (SPTIE = 1, SPE = 1)	The SPI transmitter interrupt enable bit (SPTIE) enables the SPI transmitter empty (SPTIE) flag or TFWM to generate transmitter interrupt requests, provided that the SPI is enabled (SPE = 1). The SPTIE bit becomes set every time data transfers from the SPI Data Transmit register to the shift register and there is no more new data available in the TX queue. The clearing mechanism for the SPTIE flag is a write to the SPI Data Transmit register.
SPRF (Receiver Full)	SPI Receiver Interrupt Enable (SPRIE = 1, SPE = 1)	The SPI receiver interrupt enable bit (SPRIE) enables the SPI receiver full (SPRF) bit or RFWM to generate receiver interrupt requests. The SPRF is set every time data transfers from the shift register to the SPI Data Receive register and there is no more room available in the RX queue to receive new data. The clearing mechanism for the SPRF flag is to read the SPI Data Receive register.
OVRF (Overflow)	SPI Receiver/Error Interrupt Enable (ERRIE = 1)	The error interrupt enable bit (ERRIE) enables both the MODF and OVRF bits to generate a receiver/error interrupt request.
MODF (Mode Fault)	SPI Receiver/Error Interrupt Enable (ERRIE = 1)	The mode fault enable bit (MODEFEN) enables the mode fault (MODF) bit to be set. The MODF bit allows the receiver/error interrupt request regardless of the state of the SPE bit as long as the interrupt enable (ERRIE) is set. The mode fault enable bit (MODEFEN) can prevent the MODF flag from being set, so that only the OVRF bit is enabled by the ERRIE bit to generate receiver/error device interrupt requests.




Figure 32-36. SPI Interrupt Request Generation

## Chapter 33

# Inter-Integrated Circuit (I2C)

### 33.1 Introduction

#### NOTE

For the chip-specific implementation details of this module's instances, see the chip configuration information.

The inter-integrated circuit (I<sup>2</sup>C, I2C, or IIC) module provides a method of communication between a number of devices.

The interface is designed to operate up to 100 kbit/s with maximum bus loading and timing. The I2C device is capable of operating at higher baud rates, up to a maximum of clock/20, with reduced bus loading. The maximum communication length and the number of devices that can be connected are limited by a maximum bus capacitance of 400 pF. The I2C module also complies with the *System Management Bus (SMBus) Specification, version 2*.

#### 33.1.1 Features

The I2C module has the following features:

- Compatible with *The I<sup>2</sup>C-Bus Specification*
- Multimaster operation
- Software programmable for one of 64 different serial clock frequencies
- Software-selectable acknowledge bit
- Interrupt-driven byte-by-byte data transfer
- Arbitration-lost interrupt with automatic mode switching from master to slave
- Calling address identification interrupt
- START and STOP signal generation and detection
- Repeated START signal generation and detection
- Acknowledge bit generation and detection

- Bus busy detection
- General call recognition
- 10-bit address extension
- Support for *System Management Bus (SMBus) Specification, version 2*
- Programmable glitch input filter
- Low power mode wakeup on slave address match
- Range slave address support
- DMA support

### 33.1.2 Modes of operation

The I2C module's operation in various low power modes is as follows:

- Run mode: This is the basic mode of operation. To conserve power in this mode, disable the module.
- Wait mode: The module continues to operate when the core is in Wait mode and can provide a wakeup interrupt.
- Stop mode: The module is inactive in Stop mode for reduced power consumption, except that address matching is enabled in Stop mode. The STOP instruction does not affect the I2C module's register states.

### 33.1.3 Block diagram

The following figure is a functional block diagram of the I2C module.




Figure 33-1. I2C Functional block diagram

### 33.2 I<sup>2</sup>C signal descriptions

The signal properties of I<sup>2</sup>C are shown in the table found here.

Table 33-1. I<sup>2</sup>C signal descriptions

Signal	Description	I/O
SCL	Bidirectional serial clock line of the I <sup>2</sup> C system.	I/O
SDA	Bidirectional serial data line of the I <sup>2</sup> C system.	I/O

### 33.3 Memory map/register definition

This section describes in detail all I2C registers accessible to the end user.

**NOTE**

Each 8-bit register occupies bits 0-7 of a 16-bit width. The other 8 bits are read-only and always read 0.


**I2C memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E0E0	I2C Address Register 1 (I2C_A1)	16	R/W	0000h	<a href="#">33.3.1/828</a>
E0E1	I2C Frequency Divider register (I2C_F)	16	R/W	0000h	<a href="#">33.3.2/829</a>
E0E2	I2C Control Register 1 (I2C_C1)	16	R/W	0000h	<a href="#">33.3.3/830</a>
E0E3	I2C Status register 1 (I2C_S1)	16	R/W	0080h	<a href="#">33.3.4/832</a>
E0E4	I2C Data I/O register (I2C_D)	16	R/W	0000h	<a href="#">33.3.5/834</a>
E0E5	I2C Control Register 2 (I2C_C2)	16	R/W	0000h	<a href="#">33.3.6/835</a>
E0E6	I2C Programmable Input Glitch Filter register (I2C_FLT)	16	R/W	0000h	<a href="#">33.3.7/836</a>
E0E7	I2C Range Address register (I2C_RA)	16	R/W	0000h	<a href="#">33.3.8/837</a>
E0E8	I2C SMBus Control and Status register (I2C_SMB)	16	R/W	0000h	<a href="#">33.3.9/838</a>
E0E9	I2C Address Register 2 (I2C_A2)	16	R/W	00C2h	<a href="#">33.3.10/840</a>
E0EA	I2C SCL Low Timeout Register High (I2C_SLTH)	16	R/W	0000h	<a href="#">33.3.11/840</a>
E0EB	I2C SCL Low Timeout Register Low (I2C_SLTL)	16	R/W	0000h	<a href="#">33.3.12/841</a>

#### 33.3.1 I2C Address Register 1 (I2C\_A1)

This register contains the slave address to be used by the I2C module.

Address: E0E0h base + 0h offset = E0E0h





### I2C\_A1 field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–1 AD[7:1]	Address  Contains the primary slave address used by the I2C module when it is addressed as a slave. This field is used in the 7-bit address scheme and the lower seven bits in the 10-bit address scheme.
0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

### 33.3.2 I2C Frequency Divider register (I2C\_F)

Address: E0E0h base + 1h offset = E0E1h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								MULT		ICR					
Write	0								0		0					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### I2C\_F field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–6 MULT	Multiplier Factor  Defines the multiplier factor (mul). This factor is used along with the SCL divider to generate the I2C baud rate.  00 mul = 1 01 mul = 2 10 mul = 4 11 Reserved
5–0 ICR	ClockRate  Prescales the I2C module clock for bit rate selection. This field and the MULT field determine the I2C baud rate, the SDA hold time, the SCL start hold time, and the SCL stop hold time. For a list of values corresponding to each ICR setting, see <a href="#">I2C divider and hold values</a> .  The SCL divider multiplied by multiplier factor (mul) determines the I2C baud rate.  $\text{I2C baud rate} = \text{I2C module clock speed (Hz)} / (\text{mul} \times \text{SCL divider})$ The SDA hold time is the delay from the falling edge of SCL (I2C clock) to the changing of SDA (I2C data).  $\text{SDA hold time} = \text{I2C module clock period (s)} \times \text{mul} \times \text{SDA hold value}$ The SCL start hold time is the delay from the falling edge of SDA (I2C data) while SCL is high (start condition) to the falling edge of SCL (I2C clock).  $\text{SCL start hold time} = \text{I2C module clock period (s)} \times \text{mul} \times \text{SCL start hold value}$

Table continues on the next page...

### I2C\_F field descriptions (continued)

Field	Description																																	
	<p>The SCL stop hold time is the delay from the rising edge of SCL (I2C clock) to the rising edge of SDA (I2C data) while SCL is high (stop condition).</p> <p><math>SCL\ stop\ hold\ time = I2C\ module\ clock\ period\ (s) \times mul \times SCL\ stop\ hold\ value</math></p> <p>For example, if the I2C module clock speed is 8 MHz, the following table shows the possible hold time values with different ICR and MULT selections to achieve an I<sup>2</sup>C baud rate of 100 kbit/s.</p> <table border="1"> <thead> <tr> <th rowspan="2">MULT</th> <th rowspan="2">ICR</th> <th colspan="3">Hold times (μs)</th> </tr> <tr> <th>SDA</th> <th>SCL Start</th> <th>SCL Stop</th> </tr> </thead> <tbody> <tr> <td>2h</td> <td>00h</td> <td>3.500</td> <td>3.000</td> <td>5.500</td> </tr> <tr> <td>1h</td> <td>07h</td> <td>2.500</td> <td>4.000</td> <td>5.250</td> </tr> <tr> <td>1h</td> <td>0Bh</td> <td>2.250</td> <td>4.000</td> <td>5.250</td> </tr> <tr> <td>0h</td> <td>14h</td> <td>2.125</td> <td>4.250</td> <td>5.125</td> </tr> <tr> <td>0h</td> <td>18h</td> <td>1.125</td> <td>4.750</td> <td>5.125</td> </tr> </tbody> </table>	MULT	ICR	Hold times (μs)			SDA	SCL Start	SCL Stop	2h	00h	3.500	3.000	5.500	1h	07h	2.500	4.000	5.250	1h	0Bh	2.250	4.000	5.250	0h	14h	2.125	4.250	5.125	0h	18h	1.125	4.750	5.125
MULT	ICR			Hold times (μs)																														
		SDA	SCL Start	SCL Stop																														
2h	00h	3.500	3.000	5.500																														
1h	07h	2.500	4.000	5.250																														
1h	0Bh	2.250	4.000	5.250																														
0h	14h	2.125	4.250	5.125																														
0h	18h	1.125	4.750	5.125																														

### 33.3.3 I2C Control Register 1 (I2C\_C1)

Address: E0E0h base + 2h offset = E0E2h

Bit	15	14	13	12	11	10	9	8
Read	0							
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	IICEN	IICIE	MST	TX	TXAK	0	WUEN	DMAEN
Write						RSTA		
Reset	0	0	0	0	0	0	0	0

#### I2C\_C1 field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7 IICEN	I2C Enable Enables I2C module operation.  0 Disabled 1 Enabled
6 IICIE	I2C Interrupt Enable Enables I2C interrupt requests.

Table continues on the next page...

**I2C\_C1 field descriptions (continued)**

Field	Description
	0 Disabled 1 Enabled
5 MST	Master Mode Select  When MST is changed from 0 to 1, a START signal is generated on the bus and master mode is selected. When this bit changes from 1 to 0, a STOP signal is generated and the mode of operation changes from master to slave.  0 Slave mode 1 Master mode
4 TX	Transmit Mode Select  Selects the direction of master and slave transfers. In master mode this bit must be set according to the type of transfer required. Therefore, for address cycles, this bit is always set. When addressed as a slave this bit must be set by software according to the SRW bit in the status register.  0 Receive 1 Transmit
3 TXAK	Transmit Acknowledge Enable  Specifies the value driven onto the SDA during data acknowledge cycles for both master and slave receivers. The value of SMB[FAACK] affects NACK/ACK generation.  <b>NOTE:</b> SCL is held low until TXAK is written.  0 An acknowledge signal is sent to the bus on the following receiving byte (if FAACK is cleared) or the current receiving byte (if FAACK is set). 1 No acknowledge signal is sent to the bus on the following receiving data byte (if FAACK is cleared) or the current receiving data byte (if FAACK is set).
2 RSTA	Repeat START  Writing 1 to this bit generates a repeated START condition provided it is the current master. This bit will always be read as 0. Attempting a repeat at the wrong time results in loss of arbitration.
1 WUEN	Wakeup Enable  The I2C module can wake the MCU from low power mode with no peripheral bus running when slave address matching occurs.  0 Normal operation. No interrupt generated when address matching in low power mode. 1 Enables the wakeup function in low power mode.
0 DMAEN	DMA Enable  Enables or disables the DMA function.  0 All DMA signalling disabled. 1 DMA transfer is enabled. While SMB[FAACK] = 0, the following conditions trigger the DMA request: <ul style="list-style-type: none"> <li>• a data byte is received, and either address or data is transmitted. (ACK/NACK is automatic)</li> <li>• the first byte received matches the A1 register or is a general call address.</li> </ul>

*Table continues on the next page...*

### I2C\_C1 field descriptions (continued)

Field	Description
	<p>If any address matching occurs, S[IAAS] and S[TCF] are set. If the direction of transfer is known from master to slave, then it is not required to check S[SRW]. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used.</p> <p>When FACK = 1, an address or a data byte is transmitted.</p>

### 33.3.4 I2C Status register 1 (I2C\_S1)

Address: E0E0h base + 3h offset = E0E3h

Bit	15	14	13	12	11	10	9	8
Read	0							
Write	[Shaded]							
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	TCF	IAAS	BUSY	ARBL	RAM	SRW	IICIF	RXAK
Write	[Shaded]	[Shaded]	[Shaded]	w1c	[Shaded]	[Shaded]	w1c	[Shaded]
Reset	1	0	0	0	0	0	0	0

### I2C\_S1 field descriptions

Field	Description
15–8 Reserved	<p>This field is reserved.</p> <p>This read-only field is reserved and always has the value 0.</p>
7 TCF	<p>Transfer Complete Flag</p> <p>Acknowledges a byte transfer; TCF sets on the completion of a byte transfer. This bit is valid only during or immediately following a transfer to or from the I2C module. TCF is cleared by reading the I2C data register in receive mode or by writing to the I2C data register in transmit mode.</p> <p>0 Transfer in progress 1 Transfer complete</p>
6 IAAS	<p>Addressed As A Slave</p> <p>This bit is set by one of the following conditions:</p> <ul style="list-style-type: none"> <li>The calling address matches the programmed primary slave address in the A1 register, or matches the range address in the RA register (which must be set to a nonzero value and under the condition I2C_C2[RMEN] = 1).</li> <li>C2[GCAEN] is set and a general call is received.</li> <li>SMB[SIICAEN] is set and the calling address matches the second programmed slave address.</li> <li>ALERTEN is set and an SMBus alert response address is received</li> <li>RMEN is set and an address is received that is within the range between the values of the A1 and RA registers.</li> </ul> <p>IAAS sets before the ACK bit. The CPU must check the SRW bit and set TX/RX accordingly. Writing the C1 register with any value clears this bit.</p>

Table continues on the next page...

**I2C\_S1 field descriptions (continued)**

Field	Description
	0 Not addressed 1 Addressed as a slave
5 BUSY	<b>Bus Busy</b>  Indicates the status of the bus regardless of slave or master mode. This bit is set when a START signal is detected and cleared when a STOP signal is detected.  0 Bus is idle 1 Bus is busy
4 ARBL	<b>Arbitration Lost</b>  This bit is set by hardware when the arbitration procedure is lost. The ARBL bit must be cleared by software, by writing 1 to it.  0 Standard bus operation. 1 Loss of arbitration.
3 RAM	<b>Range Address Match</b>  This bit is set to 1 by any of the following conditions, if I2C_C2[RMEN] = 1: <ul style="list-style-type: none"> <li>• Any nonzero calling address is received that matches the address in the RA register.</li> <li>• The calling address is within the range of values of the A1 and RA registers.</li> </ul> <b>NOTE:</b> For the RAM bit to be set to 1 correctly, C1[IICIE] must be set to 1.  Writing the C1 register with any value clears this bit to 0.  0 Not addressed 1 Addressed as a slave
2 SRW	<b>Slave Read/Write</b>  When addressed as a slave, SRW indicates the value of the R/W command bit of the calling address sent to the master.  0 Slave receive, master writing to slave 1 Slave transmit, master reading from slave
1 IICIF	<b>Interrupt Flag</b>  This bit sets when an interrupt is pending. This bit must be cleared by software by writing 1 to it, such as in the interrupt routine. One of the following events can set this bit: <ul style="list-style-type: none"> <li>• One byte transfer, including ACK/NACK bit, completes if FACK is 0. An ACK or NACK is sent on the bus by writing 0 or 1 to TXAK after this bit is set in receive mode.</li> <li>• One byte transfer, excluding ACK/NACK bit, completes if FACK is 1.</li> <li>• Match of slave address to calling address including primary slave address, range slave address, alert response address, second slave address, or general call address.</li> <li>• Arbitration lost</li> <li>• In SMBus mode, any timeouts except SCL and SDA high timeouts</li> <li>• I2C bus stop or start detection if the SSIE bit in the Input Glitch Filter register is 1</li> </ul> <b>NOTE:</b> To clear the I2C bus stop or start detection interrupt: In the interrupt service routine, first clear the STOPF or STARTF bit in the Input Glitch Filter register by writing 1 to it, and then clear the IICIF bit. If this sequence is reversed, the IICIF bit is asserted again.

*Table continues on the next page...*

### I2C\_S1 field descriptions (continued)

Field	Description
	0 No interrupt pending 1 Interrupt pending
0 RXAK	Receive Acknowledge  0 Acknowledge signal was received after the completion of one byte of data transmission on the bus 1 No acknowledge signal detected

### 33.3.5 I2C Data I/O register (I2C\_D)

Address: E0E0h base + 4h offset = E0E4h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								DATA							
Write	0								0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### I2C\_D field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 DATA	<p>Data</p> <p>In master transmit mode, when data is written to this register, a data transfer is initiated. The most significant bit is sent first. In master receive mode, reading this register initiates receiving of the next byte of data.</p> <p><b>NOTE:</b> When making the transition out of master receive mode, switch the I2C mode before reading the Data register to prevent an inadvertent initiation of a master receive data transfer.</p> <p>In slave mode, the same functions are available after an address match occurs.</p> <p>The C1[TX] bit must correctly reflect the desired direction of transfer in master and slave modes for the transmission to begin. For example, if the I2C module is configured for master transmit but a master receive is desired, reading the Data register does not initiate the receive.</p> <p>Reading the Data register returns the last byte received while the I2C module is configured in master receive or slave receive mode. The Data register does not reflect every byte that is transmitted on the I2C bus, and neither can software verify that a byte has been written to the Data register correctly by reading it back.</p> <p>In master transmit mode, the first byte of data written to the Data register following assertion of MST (start bit) or assertion of RSTA (repeated start bit) is used for the address transfer and must consist of the calling address (in bits 7-1) concatenated with the required R/W bit (in position bit 0).</p>

### 33.3.6 I2C Control Register 2 (I2C\_C2)

Address: E0E0h base + 5h offset = E0E5h

Bit	15	14	13	12	11	10	9	8
Read	0							
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	GCAEN	ADEXT	HDRS	SBRC	RMEN	AD[10:8]		
Write								
Reset	0	0	0	0	0	0	0	0

#### I2C\_C2 field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7 GCAEN	General Call Address Enable Enables general call address.  0 Disabled 1 Enabled
6 ADEXT	Address Extension Controls the number of bits used for the slave address.  0 7-bit address scheme 1 10-bit address scheme
5 HDRS	High Drive Select Controls the drive capability of the I2C pads.  0 Normal drive mode 1 High drive mode
4 SBRC	Slave Baud Rate Control  Enables independent slave mode baud rate at maximum frequency, which forces clock stretching on SCL in very fast I2C modes. To a slave, an example of a "very fast" mode is when the master transfers at 40 kbit/s but the slave can capture the master's data at only 10 kbit/s.  0 The slave baud rate follows the master baud rate and clock stretching may occur 1 Slave baud rate is independent of the master baud rate
3 RMEN	Range Address Matching Enable  This bit controls the slave address matching for addresses between the values of the A1 and RA registers. When this bit is set, a slave address matching occurs for any address greater than the value of the A1 register and less than or equal to the value of the RA register.

*Table continues on the next page...*

### I2C\_C2 field descriptions (continued)

Field	Description
	0 Range mode disabled. No address matching occurs for an address within the range of values of the A1 and RA registers. 1 Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers.
2–0 AD[10:8]	Slave Address  Contains the upper three bits of the slave address in the 10-bit address scheme. This field is valid only while the ADEXT bit is set.

### 33.3.7 I2C Programmable Input Glitch Filter register (I2C\_FLT)

Address: E0E0h base + 6h offset = E0E6h

Bit	15	14	13	12	11	10	9	8
Read	0							
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	SHEN	STOPF	SSIE	STARTF	FLT			
Write		w1c		w1c				
Reset	0	0	0	0	0	0	0	0

#### I2C\_FLT field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7 SHEN	<p>Stop Hold Enable</p> <p>Set this bit to hold off entry to stop mode when any data transmission or reception is occurring. The following scenario explains the holdoff functionality:</p> <ol style="list-style-type: none"> <li>1. The I2C module is configured for a basic transfer, and the SHEN bit is set to 1.</li> <li>2. A transfer begins.</li> <li>3. The MCU signals the I2C module to enter stop mode.</li> <li>4. The byte currently being transferred, including both address and data, completes its transfer.</li> <li>5. The I2C slave or master acknowledges that the in-transfer byte completed its transfer and acknowledges the request to enter stop mode.</li> <li>6. After receiving the I2C module's acknowledgment of the request to enter stop mode, the MCU determines whether to shut off the I2C module's clock.</li> </ol> <p>If the SHEN bit is set to 1 and the I2C module is in an idle or disabled state when the MCU signals to enter stop mode, the module immediately acknowledges the request to enter stop mode.</p> <p>If SHEN is cleared to 0 and the overall data transmission or reception that was suspended by stop mode entry was incomplete: To resume the overall transmission or reception after the MCU exits stop mode, software must reinitialize the transfer by resending the address of the slave.</p>

Table continues on the next page...



**I2C\_FLT field descriptions (continued)**

Field	Description
	<p>If the I2C Control Register 1's IICIE bit was set to 1 before the MCU entered stop mode, system software will receive the interrupt triggered by the I2C Status Register's TCF bit after the MCU wakes from the stop mode.</p> <p>0 Stop holdoff is disabled. The MCU's entry to stop mode is not gated.            1 Stop holdoff is enabled.</p>
6 STOPF	<p>I2C Bus Stop Detect Flag</p> <p>Hardware sets this bit when the I2C bus's stop status is detected. The STOPF bit must be cleared by writing 1 to it.</p> <p>0 No stop happens on I2C bus            1 Stop detected on I2C bus</p>
5 SSIE	<p>I2C Bus Stop or Start Interrupt Enable</p> <p>This bit enables the interrupt for I2C bus stop or start detection.</p> <p><b>NOTE:</b> To clear the I2C bus stop or start detection interrupt: In the interrupt service routine, first clear the STOPF or STARTF bit by writing 1 to it, and then clear the IICIF bit in the status register. If this sequence is reversed, the IICIF bit is asserted again.</p> <p>0 Stop or start detection interrupt is disabled            1 Stop or start detection interrupt is enabled</p>
4 STARTF	<p>I2C Bus Start Detect Flag</p> <p>Hardware sets this bit when the I2C bus's start status is detected. The STARTF bit must be cleared by writing 1 to it.</p> <p>0 No start happens on I2C bus            1 Start detected on I2C bus</p>
3-0 FLT	<p>I2C Programmable Filter Factor</p> <p>Controls the width of the glitch, in terms of I2C module clock cycles, that the filter must absorb. For any glitch whose size is less than or equal to this width setting, the filter does not allow the glitch to pass.</p> <p>0h No filter/bypass            1-Fh Filter glitches up to width of <math>n</math> I2C module clock cycles, where <math>n=1-15d</math></p>

**33.3.8 I2C Range Address register (I2C\_RA)**

Address: E0E0h base + 7h offset = E0E7h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Read	0								RAD								0
Write	0								0								0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

### I2C\_RA field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–1 RAD	Range Slave Address  This field contains the slave address to be used by the I2C module. The field is used in the 7-bit address scheme. If I2C_C2[RMEN] is set to 1, any nonzero value write enables this register. This register value can be considered as a maximum boundary in the range matching mode.
0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

### 33.3.9 I2C SMBus Control and Status register (I2C\_SMB)

#### NOTE

When the SCL and SDA signals are held high for a length of time greater than the high timeout period, the SHTF1 flag sets. Before reaching this threshold, while the system is detecting how long these signals are being held high, a master assumes that the bus is free. However, the SHTF1 bit is set to 1 in the bus transmission process with the idle bus state.

#### NOTE

When the TCKSEL bit is set, there is no need to monitor the SHTF1 bit because the bus speed is too high to match the protocol of SMBus.

Address: E0E0h base + 8h offset = E0E8h

Bit	15	14	13	12	11	10	9	8
Read	0							
Write								
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Read	FAACK	ALERTEN	SIICAEN	TCKSEL	SLTF	SHTF1	SHTF2	SHTF2IE
Write					w1c		w1c	
Reset	0	0	0	0	0	0	0	0

### I2C\_SMB field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

Table continues on the next page...

**I2C\_SMB field descriptions (continued)**

Field	Description
7 FACK	Fast NACK/ACK Enable  For SMBus packet error checking, the CPU must be able to issue an ACK or NACK according to the result of receiving data byte.  0 An ACK or NACK is sent on the following receiving data byte 1 Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK.
6 ALERTEN	SMBus Alert Response Address Enable  Enables or disables SMBus alert response address matching.  <b>NOTE:</b> After the host responds to a device that used the alert response address, you must use software to put the device's address on the bus. The alert protocol is described in the SMBus specification.  0 SMBus alert response address matching is disabled 1 SMBus alert response address matching is enabled
5 SIICAEN	Second I2C Address Enable  Enables or disables SMBus device default address.  0 I2C address register 2 matching is disabled 1 I2C address register 2 matching is enabled
4 TCKSEL	Timeout Counter Clock Select  Selects the clock source of the timeout counter.  0 Timeout counter counts at the frequency of the I2C module clock / 64 1 Timeout counter counts at the frequency of the I2C module clock
3 SLTF	SCL Low Timeout Flag  This bit is set when the SLT register (consisting of the SLTH and SLTL registers) is loaded with a non-zero value (LoValue) and an SCL low timeout occurs. Software clears this bit by writing a logic 1 to it.  <b>NOTE:</b> The low timeout function is disabled when the SLT register's value is 0.  0 No low timeout occurs 1 Low timeout occurs
2 SHTF1	SCL High Timeout Flag 1  This read-only bit sets when SCL and SDA are held high more than $\text{clock} \times \text{LoValue} / 512$ , which indicates the bus is free. This bit is cleared automatically.  0 No SCL high and SDA high timeout occurs 1 SCL high and SDA high timeout occurs
1 SHTF2	SCL High Timeout Flag 2  This bit sets when SCL is held high and SDA is held low more than $\text{clock} \times \text{LoValue} / 512$ . Software clears this bit by writing 1 to it.  0 No SCL high and SDA low timeout occurs 1 SCL high and SDA low timeout occurs

Table continues on the next page...

### I2C\_SMB field descriptions (continued)

Field	Description
0 SHTF2IE	SHTF2 Interrupt Enable  Enables SCL high and SDA low timeout interrupt.  0 SHTF2 interrupt is disabled 1 SHTF2 interrupt is enabled

### 33.3.10 I2C Address Register 2 (I2C\_A2)

Address: E0E0h base + 9h offset = E0E9h

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								SAD							0
Write	0								0							0
Reset	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0

#### I2C\_A2 field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–1 SAD	SMBus Address  Contains the slave address used by the SMBus. This field is used on the device default address or other related addresses.
0 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.

### 33.3.11 I2C SCL Low Timeout Register High (I2C\_SLTH)

Address: E0E0h base + Ah offset = E0EAh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								SSLT[15:8]							
Write	0								0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### I2C\_SLTH field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 SSLT[15:8]	Most significant byte of SCL low timeout value that determines the timeout period of SCL low.

### 33.3.12 I2C SCL Low Timeout Register Low (I2C\_SLTL)

Address: E0E0h base + Bh offset = E0EBh

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0								SSLT[7:0]							
Write	0								0							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### I2C\_SLTL field descriptions

Field	Description
15–8 Reserved	This field is reserved. This read-only field is reserved and always has the value 0.
7–0 SSLT[7:0]	Least significant byte of SCL low timeout value that determines the timeout period of SCL low.

## 33.4 Functional description

This section provides a comprehensive functional description of the I2C module.

### 33.4.1 I2C protocol

The I2C bus system uses a serial data line (SDA) and a serial clock line (SCL) for data transfers.


All devices connected to it must have open drain or open collector outputs. A logic AND function is exercised on both lines with external pull-up resistors. The value of these resistors depends on the system.

Normally, a standard instance of communication is composed of four parts:

1. START signal
2. Slave address transmission
3. Data transfer
4. STOP signal

The STOP signal should not be confused with the CPU STOP instruction. The following figure illustrates I2C bus system communication.

## functional description



**Figure 33-14. I2C bus transmission signals**

### 33.4.1.1 START signal

The bus is free when no master device is engaging the bus (both SCL and SDA are high). When the bus is free, a master may initiate communication by sending a START signal. A START signal is defined as a high-to-low transition of SDA while SCL is high. This signal denotes the beginning of a new data transfer—each data transfer might contain several bytes of data—and brings all slaves out of their idle states.

### 33.4.1.2 Slave address transmission

Immediately after the START signal, the first byte of a data transfer is the slave address transmitted by the master. This address is a 7-bit calling address followed by an  $R/\overline{W}$  bit. The  $R/\overline{W}$  bit tells the slave the desired direction of data transfer.

- 1 = Read transfer: The slave transmits data to the master
- 0 = Write transfer: The master transmits data to the slave

Only the slave with a calling address that matches the one transmitted by the master responds by sending an acknowledge bit. The slave sends the acknowledge bit by pulling SDA low at the ninth clock.

No two slaves in the system can have the same address. If the I2C module is the master, it must not transmit an address that is equal to its own slave address. The I2C module cannot be master and slave at the same time. However, if arbitration is lost during an address cycle, the I2C module reverts to slave mode and operates correctly even if it is being addressed by another master.

### 33.4.1.3 Data transfers

When successful slave addressing is achieved, data transfer can proceed on a byte-by-byte basis in the direction specified by the  $\overline{R/W}$  bit sent by the calling master.

All transfers that follow an address cycle are referred to as data transfers, even if they carry subaddress information for the slave device.

Each data byte is 8 bits long. Data may be changed only while SCL is low. Data must be held stable while SCL is high. There is one clock pulse on SCL for each data bit, and the MSB is transferred first. Each data byte is followed by a ninth (acknowledge) bit, which is signaled from the receiving device by pulling SDA low at the ninth clock. In summary, one complete data transfer needs nine clock pulses.

If the slave receiver does not acknowledge the master in the ninth bit, the slave must leave SDA high. The master interprets the failed acknowledgement as an unsuccessful data transfer.

If the master receiver does not acknowledge the slave transmitter after a data byte transmission, the slave interprets it as an end to data transfer and releases the SDA line.

In the case of a failed acknowledgement by either the slave or master, the data transfer is aborted and the master does one of two things:

- Relinquishes the bus by generating a STOP signal.
- Commences a new call by generating a repeated START signal.

### 33.4.1.4 STOP signal

The master can terminate the communication by generating a STOP signal to free the bus. A STOP signal is defined as a low-to-high transition of SDA while SCL is asserted.

The master can generate a STOP signal even if the slave has generated an acknowledgement, at which point the slave must release the bus.

### 33.4.1.5 Repeated START signal

The master may generate a START signal followed by a calling command without generating a STOP signal first. This action is called a repeated START. The master uses a repeated START to communicate with another slave or with the same slave in a different mode (transmit/receive mode) without releasing the bus.

### 33.4.1.6 Arbitration procedure

The I2C bus is a true multimaster bus that allows more than one master to be connected on it.


If two or more masters try to control the bus at the same time, a clock synchronization procedure determines the bus clock. The bus clock's low period is equal to the longest clock low period, and the high period is equal to the shortest one among the masters.

The relative priority of the contending masters is determined by a data arbitration procedure. A bus master loses arbitration if it transmits logic level 1 while another master transmits logic level 0. The losing masters immediately switch to slave receive mode and stop driving SDA output. In this case, the transition from master to slave mode does not generate a STOP condition. Meanwhile, hardware sets a status bit to indicate the loss of arbitration.

### 33.4.1.7 Clock synchronization

Because wire AND logic is performed on SCL, a high-to-low transition on SCL affects all devices connected on the bus. The devices start counting their low period and, after a device's clock has gone low, that device holds SCL low until the clock reaches its high state. However, the change of low to high in this device clock might not change the state of SCL if another device clock is still within its low period. Therefore, the synchronized clock SCL is held low by the device with the longest low period. Devices with shorter low periods enter a high wait state during this time; see the following diagram. When all applicable devices have counted off their low period, the synchronized clock SCL is released and pulled high. Afterward there is no difference between the device clocks and the state of SCL, and all devices start counting their high periods. The first device to complete its high period pulls SCL low again.





**Figure 33-15. I2C clock synchronization**

### 33.4.1.8 Handshaking

The clock synchronization mechanism can be used as a handshake in data transfers. A slave device may hold SCL low after completing a single byte transfer (9 bits). In this case, it halts the bus clock and forces the master clock into wait states until the slave releases SCL.

### 33.4.1.9 Clock stretching

The clock synchronization mechanism can be used by slaves to slow down the bit rate of a transfer. After the master drives SCL low, a slave can drive SCL low for the required period and then release it. If the slave's SCL low period is greater than the master's SCL low period, the resulting SCL bus signal's low period is stretched. In other words, the SCL bus signal's low period is increased to be the same length as the slave's SCL low period.

### 33.4.1.10 I2C divider and hold values

#### NOTE

For some cases on some devices, the SCL divider value may vary by  $\pm 2$  or  $\pm 4$  when ICR's value ranges from 00h to 0Fh. These potentially varying SCL divider values are highlighted in the following table. For the actual SCL divider values for your device, see the chip-specific details about the I2C module.

**Table 33-15. I2C divider and hold values**

ICR (hex)	SCL divider	SDA hold value	SCL hold (start) value	SCL hold (stop) value	ICR (hex)	SCL divider (clocks)	SDA hold (clocks)	SCL hold (start) value	SCL hold (stop) value
00	20	7	6	11	20	160	17	78	81
01	22	7	7	12	21	192	17	94	97
02	24	8	8	13	22	224	33	110	113
03	26	8	9	14	23	256	33	126	129
04	28	9	10	15	24	288	49	142	145
05	30	9	11	16	25	320	49	158	161
06	34	10	13	18	26	384	65	190	193
07	40	10	16	21	27	480	65	238	241
08	28	7	10	15	28	320	33	158	161
09	32	7	12	17	29	384	33	190	193
0A	36	9	14	19	2A	448	65	222	225
0B	40	9	16	21	2B	512	65	254	257
0C	44	11	18	23	2C	576	97	286	289
0D	48	11	20	25	2D	640	97	318	321
0E	56	13	24	29	2E	768	129	382	385
0F	68	13	30	35	2F	960	129	478	481
10	48	9	18	25	30	640	65	318	321
11	56	9	22	29	31	768	65	382	385
12	64	13	26	33	32	896	129	446	449
13	72	13	30	37	33	1024	129	510	513
14	80	17	34	41	34	1152	193	574	577
15	88	17	38	45	35	1280	193	638	641
16	104	21	46	53	36	1536	257	766	769
17	128	21	58	65	37	1920	257	958	961
18	80	9	38	41	38	1280	129	638	641
19	96	9	46	49	39	1536	129	766	769
1A	112	17	54	57	3A	1792	257	894	897
1B	128	17	62	65	3B	2048	257	1022	1025
1C	144	25	70	73	3C	2304	385	1150	1153
1D	160	25	78	81	3D	2560	385	1278	1281
1E	192	33	94	97	3E	3072	513	1534	1537
1F	240	33	118	121	3F	3840	513	1918	1921

## 33.4.2 10-bit address

For 10-bit addressing, 0x11110 is used for the first 5 bits of the first address byte. Various combinations of read/write formats are possible within a transfer that includes 10-bit addressing.

### 33.4.2.1 Master-transmitter addresses a slave-receiver

The transfer direction is not changed. When a 10-bit address follows a START condition, each slave compares the first 7 bits of the first byte of the slave address (11110XX) with its own address and tests whether the eighth bit ( $R/\overline{W}$  direction bit) is 0. It is possible that more than one device finds a match and generates an acknowledge (A1). Each slave that finds a match compares the 8 bits of the second byte of the slave address with its own address, but only one slave finds a match and generates an acknowledge (A2). The matching slave remains addressed by the master until it receives a STOP condition (P) or a repeated START condition (Sr) followed by a different slave address.

**Table 33-16. Master-transmitter addresses slave-receiver with a 10-bit address**

S	Slave address first 7 bits 11110 + AD10 + AD9	R/ $\overline{W}$ 0	A1	Slave address second byte AD[8:1]	A2	Data	A	...	Data	A/A	P
---	--	------------------------	----	--------------------------------------	----	------	---	-----	------	-----	---

After the master-transmitter has sent the first byte of the 10-bit address, the slave-receiver sees an I2C interrupt. User software must ensure that for this interrupt, the contents of the Data register are ignored and not treated as valid data.

### 33.4.2.2 Master-receiver addresses a slave-transmitter

The transfer direction is changed after the second  $R/\overline{W}$  bit. Up to and including acknowledge bit A2, the procedure is the same as that described for a master-transmitter addressing a slave-receiver. After the repeated START condition (Sr), a matching slave remembers that it was addressed before. This slave then checks whether the first seven bits of the first byte of the slave address following Sr are the same as they were after the START condition (S), and it tests whether the eighth ( $R/\overline{W}$ ) bit is 1. If there is a match, the slave considers that it has been addressed as a transmitter and generates acknowledge A3. The slave-transmitter remains addressed until it receives a STOP condition (P) or a repeated START condition (Sr) followed by a different slave address.

After a repeated START condition (Sr), all other slave devices also compare the first seven bits of the first byte of the slave address with their own addresses and test the eighth ( $R/\overline{W}$ ) bit. However, none of them are addressed because  $R/\overline{W} = 1$  (for 10-bit devices), or the 11110XX slave address (for 7-bit devices) does not match.

**Table 33-17. Master-receiver addresses a slave-transmitter with a 10-bit address**

S	Slave address first 7 bits 11110 + AD10 + AD9	R/W 0	A1	Slave address second byte AD[8:1]	A2	Sr	Slave address first 7 bits 11110 + AD10 + AD9	R/W 1	A3	Data	A	...	Data	A	P
---	--	----------	----	--------------------------------------	----	----	--	----------	----	------	---	-----	------	---	---

After the master-receiver has sent the first byte of the 10-bit address, the slave-transmitter sees an I2C interrupt. User software must ensure that for this interrupt, the contents of the Data register are ignored and not treated as valid data.

### 33.4.3 Address matching

All received addresses can be requested in 7-bit or 10-bit address format.

- AD[7:1] in Address Register 1, which contains the I2C primary slave address, always participates in the address matching process. It provides a 7-bit address.
- If the ADEXT bit is set, AD[10:8] in Control Register 2 participates in the address matching process. It extends the I2C primary slave address to a 10-bit address.

Additional conditions that affect address matching include:

- If the GCAEN bit is set, general call participates the address matching process.
- If the ALERTEN bit is set, alert response participates the address matching process.
- If the SIICAEN bit is set, Address Register 2 participates in the address matching process.
- If the RMEN bit is set, when the Range Address register is programmed to a nonzero value, any address within the range of values of Address Register 1 (excluded) and the Range Address register (included) participates in the address matching process. The Range Address register must be programmed to a value greater than the value of Address Register 1.

When the I2C module responds to one of these addresses, it acts as a slave-receiver and the IAAS bit is set after the address cycle. Software must read the Data register after the first byte transfer to determine that the address is matched.

### 33.4.4 System management bus specification

SMBus provides a control bus for system and power management related tasks. A system can use SMBus to pass messages to and from devices instead of tripping individual control lines.

Removing the individual control lines reduces pin count. Accepting messages ensures future expandability. With the system management bus, a device can provide manufacturer information, tell the system what its model/part number is, save its state for a suspend event, report different types of errors, accept control parameters, and return its status.

#### 33.4.4.1 Timeouts

The  $T_{\text{TIMEOUT,MIN}}$  parameter allows a master or slave to conclude that a defective device is holding the clock low indefinitely or a master is intentionally trying to drive devices off the bus. The slave device must release the bus (stop driving the bus and let SCL and SDA float high) when it detects any single clock held low longer than  $T_{\text{TIMEOUT,MIN}}$ . Devices that have detected this condition must reset their communication and be able to receive a new START condition within the timeframe of  $T_{\text{TIMEOUT,MAX}}$ .

SMBus defines a clock low timeout,  $T_{\text{TIMEOUT}}$ , of 35 ms, specifies  $T_{\text{LOW:SEXT}}$  as the cumulative clock low extend time for a slave device, and specifies  $T_{\text{LOW:MEXT}}$  as the cumulative clock low extend time for a master device.

##### 33.4.4.1.1 SCL low timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than a timeout value condition. Devices that have detected the timeout condition must reset the communication. When the I2C module is an active master, if it detects that SMBCLK low has exceeded the value of  $T_{\text{TIMEOUT,MIN}}$ , it must generate a stop condition within or after the current data byte in the transfer process. When the I2C module is a slave, if it detects the  $T_{\text{TIMEOUT,MIN}}$  condition, it resets its communication and is then able to receive a new START condition.

### 33.4.4.1.2 SCL high timeout

When the I2C module has determined that the SMBCLK and SMBDAT signals have been high for at least  $T_{HIGH:MAX}$ , it assumes that the bus is idle.

A HIGH timeout occurs after a START condition appears on the bus but before a STOP condition appears on the bus. Any master detecting this scenario can assume the bus is free when either of the following occurs:

- SHTF1 rises.
- The BUSY bit is high and SHTF1 is high.

When the SMBDAT signal is low and the SMBCLK signal is high for a period of time, another kind of timeout occurs. The time period must be defined in software. SHTF2 is used as the flag when the time limit is reached. This flag is also an interrupt resource, so it triggers IICIF.

### 33.4.4.1.3 CSMBCLK TIMEOUT MEXT and CSMBCLK TIMEOUT SEXT

The following figure illustrates the definition of the timeout intervals  $T_{LOW:SEXT}$  and  $T_{LOW:MEXT}$ . When in master mode, the I2C module must not cumulatively extend its clock cycles for a period greater than  $T_{LOW:MEXT}$  within a byte, where each byte is defined as START-to-ACK, ACK-to-ACK, or ACK-to-STOP. When CSMBCLK TIMEOUT MEXT occurs, SMBus MEXT rises and also triggers the SLTF.




Figure 33-16. Timeout measurement intervals

A master is allowed to abort the transaction in progress to any slave that violates the  $T_{LOW:SEXT}$  or  $T_{TIMEOUT,MIN}$  specifications. To abort the transaction, the master issues a STOP condition at the conclusion of the byte transfer in progress. When a slave, the I2C module must not cumulatively extend its clock cycles for a period greater than  $T_{LOW:SEXT}$  during any message from the initial START to the STOP. When CSMBCLK TIMEOUT SEXT occurs, SEXT rises and also triggers SLTF.

**NOTE**

CSMBCLK TIMEOUT SEXT and CSMBCLK TIMEOUT MEXT are optional functions that are implemented in the second step.

**33.4.4.2 FAST ACK and NACK**

To improve reliability and communication robustness, implementation of packet error checking (PEC) by SMBus devices is optional for SMBus devices but required for devices participating in and only during the address resolution protocol (ARP) process. The PEC is a CRC-8 error checking byte, calculated on all the message bytes. The PEC is appended to the message by the device that supplied the last data byte. If the PEC is present but not correct, a NACK is issued by the receiver. Otherwise an ACK is issued. To calculate the CRC-8 by software, this module can hold the SCL line low after receiving the eighth SCL (8th bit) if this byte is a data byte. So software can determine whether an ACK or NACK should be sent to the bus by setting or clearing the TXAK bit if the FACK (fast ACK/NACK enable) bit is enabled.

SMBus requires a device always to acknowledge its own address, as a mechanism to detect the presence of a removable device (such as a battery or docking station) on the bus. In addition to indicating a slave device busy condition, SMBus uses the NACK mechanism to indicate the reception of an invalid command or invalid data. Because such a condition may occur on the last byte of the transfer, SMBus devices are required to have the ability to generate the not acknowledge after the transfer of each byte and before the completion of the transaction. This requirement is important because SMBus does not provide any other resend signaling. This difference in the use of the NACK signaling has implications on the specific implementation of the SMBus port, especially in devices that handle critical system data such as the SMBus host and the SBS components.

**NOTE**

In the last byte of master receive slave transmit mode, the master must send a NACK to the bus, so FACK must be switched off before the last byte transmits.

**33.4.5 Resets**

The I2C module is disabled after a reset. The I2C module cannot cause a core reset.

## 33.4.6 Interrupts

The I2C module generates an interrupt when any of the events in the table found here occur, provided that the IICIE bit is set.

The interrupt is driven by the IICIF bit (of the I2C Status Register) and masked with the IICIE bit (of the I2C Control Register 1). The IICIF bit must be cleared (by software) by writing 1 to it in the interrupt routine. The SMBus timeouts interrupt is driven by SLTF and masked with the IICIE bit. The SLTF bit must be cleared by software by writing 1 to it in the interrupt routine. You can determine the interrupt type by reading the Status Register.

### NOTE

In master receive mode, the FACK bit must be set to zero before the last byte transfer.

**Table 33-18. Interrupt summary**

Interrupt source	Status	Flag	Local enable
Complete 1-byte transfer	TCF	IICIF	IICIE
Match of received calling address	IAAS	IICIF	IICIE
Arbitration lost	ARBL	IICIF	IICIE
I <sup>2</sup> C bus stop detection	STOPF	IICIF	IICIE & SSIE
I <sup>2</sup> C bus start detection	STARTF	IICIF	IICIE & SSIE
SMBus SCL low timeout	SLTF	IICIF	IICIE
SMBus SCL high SDA low timeout	SHTF2	IICIF	IICIE & SHTF2IE
Wakeup from stop or wait mode	IAAS	IICIF	IICIE & WUEN

### 33.4.6.1 Byte transfer interrupt

The Transfer Complete Flag (TCF) bit is set at the falling edge of the ninth clock to indicate the completion of a byte and acknowledgement transfer. When FACK is enabled, TCF is then set at the falling edge of eighth clock to indicate the completion of byte.

### 33.4.6.2 Address detect interrupt

When the calling address matches the programmed slave address (I2C Address Register) or when the GCAEN bit is set and a general call is received, the IAAS bit in the Status Register is set. The CPU is interrupted, provided the IICIE bit is set. The CPU must check the SRW bit and set its Tx mode accordingly.



### 33.4.6.3 Stop Detect Interrupt

When the stop status is detected on the I<sup>2</sup>C bus, the STOPF bit is set to 1. The CPU is interrupted, provided the IICIE and STOPIE bits are both set to 1.

### 33.4.6.4 Exit from low-power/stop modes

The slave receive input detect circuit and address matching feature are still active on low power modes (wait and stop). An asynchronous input matching slave address or general call address brings the CPU out of low power/stop mode if the interrupt is not masked. Therefore, TCF and IAAS both can trigger this interrupt.

### 33.4.6.5 Arbitration lost interrupt

The I2C is a true multimaster bus that allows more than one master to be connected on it. If two or more masters try to control the bus at the same time, the relative priority of the contending masters is determined by a data arbitration procedure. The I2C module asserts the arbitration-lost interrupt when it loses the data arbitration process and the ARBL bit in the Status Register is set.

Arbitration is lost in the following circumstances:

1. SDA is sampled as low when the master drives high during an address or data transmit cycle.
2. SDA is sampled as low when the master drives high during the acknowledge bit of a data receive cycle.
3. A START cycle is attempted when the bus is busy.
4. A repeated START cycle is requested in slave mode.
5. A STOP condition is detected when the master did not request it.

The ARBL bit must be cleared (by software) by writing 1 to it.

### 33.4.6.6 Timeout interrupt in SMBus

When the IICIE bit is set, the I2C module asserts a timeout interrupt (outputs SLTF and SHTF2) upon detection of any of the mentioned timeout conditions, with one exception. The SCL high and SDA high TIMEOUT mechanism must not be used to influence the timeout interrupt output, because this timeout indicates an idle condition on the bus. SHTF1 rises when it matches the SCL high and SDA high TIMEOUT and falls automatically just to indicate the bus status. The SHTF2's timeout period is the same as that of SHTF1, which is short compared to that of SLTF, so another control bit, SHTF2IE, is added to enable or disable it.

### 33.4.7 Programmable input glitch filter

An I2C glitch filter has been added outside legacy I2C modules but within the I2C package. This filter can absorb glitches on the I2C clock and data lines for the I2C module.

The width of the glitch to absorb can be specified in terms of the number of (half) I2C module clock cycles. A single Programmable Input Glitch Filter control register is provided. Effectively, any down-up-down or up-down-up transition on the data line that occurs within the number of clock cycles programmed in this register is ignored by the I2C module. The programmer must specify the size of the glitch (in terms of I2C module clock cycles) for the filter to absorb and not pass.




Figure 33-17. Programmable input glitch filter diagram

### 33.4.8 Address matching wakeup

When a primary, range, or general call address match occurs when the I2C module is in slave receive mode, the MCU wakes from a low power mode where no peripheral bus is running.

Data sent on the bus that is the same as a target device address might also wake the target MCU.

After the address matching IAAS bit is set, an interrupt is sent at the end of address matching to wake the core. The IAAS bit must be cleared after the clock recovery.

#### NOTE

After the system recovers and is in Run mode, restart the I2C module if it is needed to transfer packets. The SCL line is not held low until the I2C module resets after address matching. The main purpose of this feature is to wake the MCU from a low power mode where no peripheral bus is running. When the MCU is in such a mode: addressing as a slave, slave read/write, and sending an acknowledge bit are not fully supported. To avoid I2C transfer problems resulting from this situation, firmware should prevent the MCU execution of a STOP instruction when the I2C module is in the middle of a transfer unless the Stop mode holdoff feature is used during this period (set FLT[SHEN] to 1).

### 33.4.9 DMA support

If the DMAEN bit is cleared and the IICIE bit is set, an interrupt condition generates an interrupt request.

If the DMAEN bit is set and the IICIE bit is set, an interrupt condition generates a DMA request instead. DMA requests are generated by the transfer complete flag (TCF).

If the DMAEN bit is set, only the TCF initiates a DMA request. All other events generate CPU interrupts.

#### NOTE

Before the last byte of master receive mode, TXAK must be set to send a NACK after the last byte's transfer. Therefore, the DMA must be disabled before the last byte's transfer.

#### NOTE

In 10-bit address mode transmission, the addresses to send occupy 2–3 bytes. During this transfer period, the DMA must be disabled because the C1 register is written to send a repeat start or to change the transfer direction.

## 33.5 Initialization/application information


### Module Initialization (Slave)

1. Write: Control Register 2
  - to enable or disable general call
  - to select 10-bit or 7-bit addressing mode
2. Write: Address Register 1 to set the slave address
3. Write: Control Register 1 to enable the I2C module and interrupts
4. Initialize RAM variables (IICEN = 1 and IICIE = 1) for transmit data
5. Initialize RAM variables used to achieve the routine shown in the following figure

### Module Initialization (Master)

1. Write: Frequency Divider register to set the I2C baud rate (see example in description of [ICR](#))
2. Write: Control Register 1 to enable the I2C module and interrupts
3. Initialize RAM variables (IICEN = 1 and IICIE = 1) for transmit data
4. Initialize RAM variables used to achieve the routine shown in the following figure
5. Write: Control Register 1 to enable TX
6. Write: Control Register 1 to enable MST (master mode)
7. Write: Data register with the address of the target slave (the LSB of this byte determines whether the communication is master receive or transmit)


The routine shown in the following figure encompasses both master and slave I2C operations. For slave operation, an incoming I2C message that contains the proper address begins I2C communication. For master operation, communication must be initiated by writing the Data register. An example of an I2C driver which implements many of the steps described here is available in [AN4342: Using the Inter-Integrated Circuit on ColdFire+ and Kinetis](#) .



**Notes:**

1. If general call is enabled, check to determine if the received address is a general call address (0x00). If the received address is a general call address, the general call must be handled by user software.
2. When 10-bit addressing addresses a slave, the slave sees an interrupt following the first byte of the extended address. Ensure that for this interrupt, the contents of the Data register are ignored and not treated as a valid data transfer.

**Figure 33-18. Typical I2C interrupt routine**



**Notes:**

1. If general call or SIICAE is enabled, check to determine if the received address is a general call address (0x00) or an SMBus device default address. In either case, they must be handled by user software.
2. In receive mode, one bit time delay may be needed before the first and second data reading, to wait for the possible longest time period (in worst case) of the 9th SCL cycle.
3. This read is a dummy read in order to reset the SMBus receiver state machine.

**Figure 33-19. Typical I2C SMBus interrupt routine**

# Chapter 34

## General-Purpose Input/Output (GPIO)

### 34.1 Overview

The general-purpose input/output (GPIO) module allows direct read or write access to pin values or the ability to assign a pin to be used as an external interrupt. GPIO pins are multiplexed with other peripherals on the package. The device's data sheet specifies the assigned GPIO ports and the multiplexed pin package.

A GPIO pin can be configured in different operation modes:

- As GPIO input with, or without, pull resistor
- As GPIO output with push-pull mode or open-drain mode
- As a peripheral pin when multiplexed with another module

GPIOs are placed on the device in groups of one to sixteen bits, called ports and designated as A, B, C, and so on. Refer to the device's data sheet for the specific definition of each of the GPIO ports on the chip.

#### 34.1.1 Features

The GPIO module's design includes these features:

- Individual control for each pin to be in either peripheral mode or GPIO mode
- Individual direction control for each pin in GPIO mode
- Individual pull resistor enable control for each pin in either peripheral mode or GPIO mode
- Individual pull resistor type selection for each pin in either peripheral mode or GPIO mode
- Individual selection of output push-pull mode or open-drain mode for each pin
- Individual output drive strength control (high-power mode or low-power mode) for each pin
- Ability to monitor each pin's logic values when pin is in either GPIO mode or peripheral mode by using raw data (RDATA) register

- Each pin has the ability to generate an interrupt with programmable rising or falling edge and software interrupt
- 5 V tolerance
- Output edge slew rate control for each pin to reduce switch noise

### 34.1.2 Modes of Operation

The GPIO module can operate in two major modes:

- Peripheral mode: The peripheral module controls the pin. However, if the pin is not configured as an analog input, then output drive strength, edge slew rate control, push-pull or open-drain output, and pull resistor enable and type select remain controlled by GPIO registers.
- GPIO mode: The GPIO module controls the pin. Any data output and input can be written to or read from GPIO data registers. Pull resistor enables and type select are controlled by a GPIO register. GPIO pins can generate the edge interrupt and insert the software interrupt.

## 34.2 Memory Map and Registers

Each GPIO register contains up to 16 bits, each of which performs an identical function for one of the GPIO pins controlled by that GPIO port. However, initial operating conditions at reset can vary; some GPIO modes are on by default, and others are not.

### NOTE

The reset value of these registers may differ depending on the reset function of specific pins. Refer to the device's data sheet.

For simplicity, each GPIO port's registers appear with the same width of 16 bits, corresponding to 16 pins. The actual number of pins per port (and therefore the number of usable control bits per port register) is as follows:

- Port A: 8
- Port B: 8
- Port C: 16
- Port D: 5
- Port E: 8
- Port F: 9

Any register bit for which no corresponding port pin exists, such as bits 15-8 of every GPIOA register, is reserved and always reads as 0.



### GPIO memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E200	GPIO Pull Resistor Enable Register (GPIOA_PUR)	16	R/W	See section	34.2.1/863
E201	GPIO Data Register (GPIOA_DR)	16	R/W	Undefined	34.2.2/864
E202	GPIO Data Direction Register (GPIOA_DDR)	16	R/W	0000h	34.2.3/865
E203	GPIO Peripheral Enable Register (GPIOA_PER)	16	R/W	See section	34.2.4/865
E204	GPIO Interrupt Assert Register (GPIOA_IAR)	16	R/W	0000h	34.2.5/866
E205	GPIO Interrupt Enable Register (GPIOA_IENR)	16	R/W	0000h	34.2.6/866
E206	GPIO Interrupt Polarity Register (GPIOA_IPOLR)	16	R/W	0000h	34.2.7/867
E207	GPIO Interrupt Pending Register (GPIOA_IPR)	16	R	0000h	34.2.8/868
E208	GPIO Interrupt Edge Sensitive Register (GPIOA_IESR)	16	R/W	0000h	34.2.9/868
E209	GPIO Push-Pull Mode Register (GPIOA_PPMODE)	16	R/W	See section	34.2.10/ 869
E20A	GPIO Raw Data Register (GPIOA_RAWDATA)	16	R	Undefined	34.2.11/ 870
E20B	GPIO Drive Strength Control Register (GPIOA_DRIVE)	16	R/W	See section	34.2.12/ 870
E20C	GPIO Pull Resistor Type Select (GPIOA_PUS)	16	R/W	See section	34.2.13/ 871
E20D	Slew Rate Control Register (GPIOA_SRE)	16	R/W	See section	34.2.14/ 872
E210	GPIO Pull Resistor Enable Register (GPIOB_PUR)	16	R/W	See section	34.2.1/863
E211	GPIO Data Register (GPIOB_DR)	16	R/W	Undefined	34.2.2/864
E212	GPIO Data Direction Register (GPIOB_DDR)	16	R/W	0000h	34.2.3/865
E213	GPIO Peripheral Enable Register (GPIOB_PER)	16	R/W	See section	34.2.4/865
E214	GPIO Interrupt Assert Register (GPIOB_IAR)	16	R/W	0000h	34.2.5/866
E215	GPIO Interrupt Enable Register (GPIOB_IENR)	16	R/W	0000h	34.2.6/866
E216	GPIO Interrupt Polarity Register (GPIOB_IPOLR)	16	R/W	0000h	34.2.7/867
E217	GPIO Interrupt Pending Register (GPIOB_IPR)	16	R	0000h	34.2.8/868
E218	GPIO Interrupt Edge Sensitive Register (GPIOB_IESR)	16	R/W	0000h	34.2.9/868
E219	GPIO Push-Pull Mode Register (GPIOB_PPMODE)	16	R/W	See section	34.2.10/ 869
E21A	GPIO Raw Data Register (GPIOB_RAWDATA)	16	R	Undefined	34.2.11/ 870
E21B	GPIO Drive Strength Control Register (GPIOB_DRIVE)	16	R/W	See section	34.2.12/ 870
E21C	GPIO Pull Resistor Type Select (GPIOB_PUS)	16	R/W	See section	34.2.13/ 871
E21D	Slew Rate Control Register (GPIOB_SRE)	16	R/W	See section	34.2.14/ 872
E220	GPIO Pull Resistor Enable Register (GPIOC_PUR)	16	R/W	See section	34.2.1/863
E221	GPIO Data Register (GPIOC_DR)	16	R/W	Undefined	34.2.2/864
E222	GPIO Data Direction Register (GPIOC_DDR)	16	R/W	0000h	34.2.3/865

Table continues on the next page...

### GPIO memory map (continued)

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E223	GPIO Peripheral Enable Register (GPIOC_PER)	16	R/W	See section	34.2.4/865
E224	GPIO Interrupt Assert Register (GPIOC_IAR)	16	R/W	0000h	34.2.5/866
E225	GPIO Interrupt Enable Register (GPIOC_IENR)	16	R/W	0000h	34.2.6/866
E226	GPIO Interrupt Polarity Register (GPIOC_IPOLR)	16	R/W	0000h	34.2.7/867
E227	GPIO Interrupt Pending Register (GPIOC_IPR)	16	R	0000h	34.2.8/868
E228	GPIO Interrupt Edge Sensitive Register (GPIOC_IESR)	16	R/W	0000h	34.2.9/868
E229	GPIO Push-Pull Mode Register (GPIOC_PPMODE)	16	R/W	See section	34.2.10/ 869
E22A	GPIO Raw Data Register (GPIOC_RAWDATA)	16	R	Undefined	34.2.11/ 870
E22B	GPIO Drive Strength Control Register (GPIOC_DRIVE)	16	R/W	See section	34.2.12/ 870
E22C	GPIO Pull Resistor Type Select (GPIOC_PUS)	16	R/W	See section	34.2.13/ 871
E22D	Slew Rate Control Register (GPIOC_SRE)	16	R/W	See section	34.2.14/ 872
E230	GPIO Pull Resistor Enable Register (GPIOD_PUR)	16	R/W	See section	34.2.1/863
E231	GPIO Data Register (GPIOD_DR)	16	R/W	Undefined	34.2.2/864
E232	GPIO Data Direction Register (GPIOD_DDR)	16	R/W	0000h	34.2.3/865
E233	GPIO Peripheral Enable Register (GPIOD_PER)	16	R/W	See section	34.2.4/865
E234	GPIO Interrupt Assert Register (GPIOD_IAR)	16	R/W	0000h	34.2.5/866
E235	GPIO Interrupt Enable Register (GPIOD_IENR)	16	R/W	0000h	34.2.6/866
E236	GPIO Interrupt Polarity Register (GPIOD_IPOLR)	16	R/W	0000h	34.2.7/867
E237	GPIO Interrupt Pending Register (GPIOD_IPR)	16	R	0000h	34.2.8/868
E238	GPIO Interrupt Edge Sensitive Register (GPIOD_IESR)	16	R/W	0000h	34.2.9/868
E239	GPIO Push-Pull Mode Register (GPIOD_PPMODE)	16	R/W	See section	34.2.10/ 869
E23A	GPIO Raw Data Register (GPIOD_RAWDATA)	16	R	Undefined	34.2.11/ 870
E23B	GPIO Drive Strength Control Register (GPIOD_DRIVE)	16	R/W	See section	34.2.12/ 870
E23C	GPIO Pull Resistor Type Select (GPIOD_PUS)	16	R/W	See section	34.2.13/ 871
E23D	Slew Rate Control Register (GPIOD_SRE)	16	R/W	See section	34.2.14/ 872
E240	GPIO Pull Resistor Enable Register (GPIOE_PUR)	16	R/W	See section	34.2.1/863
E241	GPIO Data Register (GPIOE_DR)	16	R/W	Undefined	34.2.2/864
E242	GPIO Data Direction Register (GPIOE_DDR)	16	R/W	0000h	34.2.3/865
E243	GPIO Peripheral Enable Register (GPIOE_PER)	16	R/W	See section	34.2.4/865
E244	GPIO Interrupt Assert Register (GPIOE_IAR)	16	R/W	0000h	34.2.5/866
E245	GPIO Interrupt Enable Register (GPIOE_IENR)	16	R/W	0000h	34.2.6/866

*Table continues on the next page...*

**GPIO memory map (continued)**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
E246	GPIO Interrupt Polarity Register (GPIOE_IPOLR)	16	R/W	0000h	<a href="#">34.2.7/867</a>
E247	GPIO Interrupt Pending Register (GPIOE_IPR)	16	R	0000h	<a href="#">34.2.8/868</a>
E248	GPIO Interrupt Edge Sensitive Register (GPIOE_IESR)	16	R/W	0000h	<a href="#">34.2.9/868</a>
E249	GPIO Push-Pull Mode Register (GPIOE_PPMODE)	16	R/W	<a href="#">See section</a>	<a href="#">34.2.10/869</a>
E24A	GPIO Raw Data Register (GPIOE_RAWDATA)	16	R	Undefined	<a href="#">34.2.11/870</a>
E24B	GPIO Drive Strength Control Register (GPIOE_DRIVE)	16	R/W	<a href="#">See section</a>	<a href="#">34.2.12/870</a>
E24C	GPIO Pull Resistor Type Select (GPIOE_PUS)	16	R/W	<a href="#">See section</a>	<a href="#">34.2.13/871</a>
E24D	Slew Rate Control Register (GPIOE_SRE)	16	R/W	<a href="#">See section</a>	<a href="#">34.2.14/872</a>
E250	GPIO Pull Resistor Enable Register (GPIOF_PUR)	16	R/W	<a href="#">See section</a>	<a href="#">34.2.1/863</a>
E251	GPIO Data Register (GPIOF_DR)	16	R/W	Undefined	<a href="#">34.2.2/864</a>
E252	GPIO Data Direction Register (GPIOF_DDR)	16	R/W	0000h	<a href="#">34.2.3/865</a>
E253	GPIO Peripheral Enable Register (GPIOF_PER)	16	R/W	<a href="#">See section</a>	<a href="#">34.2.4/865</a>
E254	GPIO Interrupt Assert Register (GPIOF_IAR)	16	R/W	0000h	<a href="#">34.2.5/866</a>
E255	GPIO Interrupt Enable Register (GPIOF_IENR)	16	R/W	0000h	<a href="#">34.2.6/866</a>
E256	GPIO Interrupt Polarity Register (GPIOF_IPOLR)	16	R/W	0000h	<a href="#">34.2.7/867</a>
E257	GPIO Interrupt Pending Register (GPIOF_IPR)	16	R	0000h	<a href="#">34.2.8/868</a>
E258	GPIO Interrupt Edge Sensitive Register (GPIOF_IESR)	16	R/W	0000h	<a href="#">34.2.9/868</a>
E259	GPIO Push-Pull Mode Register (GPIOF_PPMODE)	16	R/W	<a href="#">See section</a>	<a href="#">34.2.10/869</a>
E25A	GPIO Raw Data Register (GPIOF_RAWDATA)	16	R	Undefined	<a href="#">34.2.11/870</a>
E25B	GPIO Drive Strength Control Register (GPIOF_DRIVE)	16	R/W	<a href="#">See section</a>	<a href="#">34.2.12/870</a>
E25C	GPIO Pull Resistor Type Select (GPIOF_PUS)	16	R/W	<a href="#">See section</a>	<a href="#">34.2.13/871</a>
E25D	Slew Rate Control Register (GPIOF_SRE)	16	R/W	<a href="#">See section</a>	<a href="#">34.2.14/872</a>

### 34.2.1 GPIO Pull Resistor Enable Register (GPIOx\_PUR)

This read/write register is for internal pull resistor enabling and disabling. If the pin is configured as an output, this register is not used. Unimplemented bits read as 0.

The pull resistor is intended only to drive an undriven input pin to a known state. It is characteristically a very weak pull.

## Memory Map and Registers

Address: Base address + 0h offset

Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
Read	PU																
Write	PU																
Reset	0*	0*	0*	0*	0*	0*	0*	0*		0*	0*	0*	0*	0*	0*	0*	0*

\* Notes:

- The GPIOD\_PUR register resets to 001Dh. The other GPIO<sub>n</sub>\_PUR registers reset to 0000h.

### GPIO<sub>x</sub>\_PUR field descriptions

Field	Description
15–0 PU	Pull Resistor Enable Bits 0 Pull resistor is disabled 1 Pull resistor is enabled

## 34.2.2 GPIO Data Register (GPIO<sub>x</sub>\_DR)

This register holds data that comes either from the pin or the data bus. In other words, the register is the data interface between the pin and the data bus.

Data written to this register appears on the pins if the pins are configured as GPIO output. Data read from this register is the same as the read state on the pins if those pins are configured as GPIO input.

When the device comes out of reset, GPIO pins are configured as inputs with internal pull disabled. As a result, the reset value of DR's bits is undefined. However, if you configure the GPIO as outputs (the DDR[DD] bit is 1), then the default value of the corresponding DR[D] bit is 0.

Address: Base address + 1h offset

Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
Read	D																
Write	D																
Reset	x*	x*	x*	x*	x*	x*	x*	x*		x*	x*	x*	x*	x*	x*	x*	x*

\* Notes:

- x = Undefined at reset.

### GPIO<sub>x</sub>\_DR field descriptions

Field	Description
15–0 D	Data Bits

### 34.2.3 GPIO Data Direction Register (GPIOx\_DDR)

This read/write register configures the state of the pin as either input or output when the pin is configured as GPIO (the corresponding bit in the GPIO peripheral enable register is set to 0). When the register is set to 0, the pin is an input. When the register is set to 1, the pin is an output.

Address: Base address + 2h offset

Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
Read	DD																
Write																	
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0

**GPIOx\_DDR field descriptions**

Field	Description
15–0 DD	Data Direction Bits 0 Pin is an input 1 Pin is an output

### 34.2.4 GPIO Peripheral Enable Register (GPIOx\_PER)

This read/write register determines the configuration of the GPIO pins.

When the Peripheral Enable bitfield value in this register is 1, the GPIO module is configured for peripheral mode. In this mode, a peripheral controls the GPIO pin, and the data transfer direction depends on the function of the peripheral.

When the Peripheral Enable bitfield value is 0, the pin is configured for GPIO mode. In this mode, the corresponding GPIO Data Direction register controls the data flow.

If write protection (via the SIM PROT register) is implemented on an individual chip, then this register value cannot be changed after the write protect signal has been asserted.

Address: Base address + 3h offset

Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
Read	PE																
Write																	
Reset	0*	0*	0*	0*	0*	0*	0*	0*		0*	0*	0*	0*	0*	0*	0*	0*

\* Notes:

- The GPIOD\_PER register resets to 001Fh. The other GPIOx\_PER registers reset to 0000h.

### GPIOx\_PER field descriptions

Field	Description
15–0 PE	Peripheral Enable Bits 0 Pin is for GPIO (GPIO mode) 1 Pin is for peripheral (peripheral mode)

### 34.2.5 GPIO Interrupt Assert Register (GPIOx\_IAR)

This read/write register is only for software testing of a software interrupt capability. When the bit is set to 1, an interrupt is asserted. The interrupt is generated continually until this bit is cleared. Clear the bits in the register by writing 0s.

Address: Base address + 4h offset

Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
Read	IA																
Write	IA																
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0

### GPIOx\_IAR field descriptions

Field	Description
15–0 IA	Interrupt Assert Bits 0 Deassert software interrupt 1 Assert software interrupt

### 34.2.6 GPIO Interrupt Enable Register (GPIOx\_IENR)

This read/write register enables or disables the edge interrupt from each GPIO pin. Set a bit to 1 to enable the interrupt for the associated GPIO pin. The interrupt is recorded in the corresponding GPIO Interrupt Pending register.

Address: Base address + 5h offset

Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
Read	IEN																
Write	IEN																
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0

### GPIOx\_IENR field descriptions

Field	Description
15–0 IEN	Interrupt Enable Bits 0 External Interrupt is disabled 1 External Interrupt is enabled

### 34.2.7 GPIO Interrupt Polarity Register (GPIOx\_IPOLR)

This read/write register is used for polarity detection caused by any external interrupts. The interrupt at the pin is active low when this register is set to 1 (falling edge causes the interrupt). The interrupt seen at the pin is active high when this register is set to 0 (rising edge causes the interrupt).

Address: Base address + 6h offset

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	IPOL															
Write																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


### GPIOx\_IPOLR field descriptions

Field	Description
15–0 IPOL	Interrupt Polarity Bits 0 Interrupt occurred on rising edge 1 Interrupt occurred on falling edge

### 34.2.8 GPIO Interrupt Pending Register (GPIOx\_IPR)

This read-only register is used to record any incoming interrupts. The user can read this register to determine which pin has caused the interrupt. This register can be cleared by writing 1s into the GPIO Interrupt Edge Sensitive register if the interrupt is caused by a pin, or by writing 0s into the GPIO Interrupt Assert register if the interrupt is caused by software.

Address: Base address + 7h offset




**GPIOx\_IPR field descriptions**

Field	Description
15–0 IP	Interrupt Pending Bits 0 No Interrupt 1 Interrupt occurred

### 34.2.9 GPIO Interrupt Edge Sensitive Register (GPIOx\_IESR)

When an edge is detected by the edge detector circuit and the GPIO Interrupt Enable register's field is set to 1, this register's field records the interrupt. This read/write register clears the corresponding Interrupt Pending bit by writing 1 to the appropriate Interrupt Edge Sensitive bit. Writing 0 to an Interrupt Edge Sensitive bit is ignored.

Address: Base address + 8h offset





### GPIOx\_IESR field descriptions

Field	Description
15–0 IES	Interrupt Edge-Sensitive Bits 0 No edge detected if read; no effect if writing 1 An edge detected if read; clear corresponding Interrupt Pending bit if writing

### 34.2.10 GPIO Push-Pull Mode Register (GPIOx\_PPMODE)

This register can be used to explicitly set each output driver to either push-pull or open-drain mode. If write protection (via the SIM PROT register) is implemented on an individual device, then this register value cannot be changed after the write protect signal is asserted.

#### NOTE

Open-drain mode can be used to tri-state any pin on the GPIO port without switching that pin to input mode. This capability is useful for some applications, including a keypad interface.

Address: Base address + 9h offset

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	PPMODE															
Write	PPMODE															
Reset	1*	1*	1*	1*	1*	1*	1*	1*	1*	1*	1*	1*	1*	1*	1*	1*

\* Notes:

- The reset value of the register for each port is as follows:
  - GPIOA\_PUS: 00FFh
  - GPIOB\_PUS: 00FFh
  - GPIOC\_PUS: FFFFh
  - GPIOD\_PUS: 001Fh
  - GPIOE\_PUS: 00FFh
  - GPIOF\_PUS: 01FFh


### GPIOx\_PPMODE field descriptions

Field	Description
15–0 PPMODE	Push-Pull Mode Bits 0 Open Drain Mode 1 Push-Pull Mode

### 34.2.11 GPIO Raw Data Register (GPIOx\_RAWDATA)

This read-only register gives the DSC direct access to the logic values on each GPIO pin, even when pins are not in GPIO mode. Values are not clocked and are subject to change at any time. Read several times to ensure a stable value. The reset value of this register depends on the default PIN state.

Address: Base address + Ah offset



\* Notes:

- x = Undefined at reset.


#### GPIOx\_RAWDATA field descriptions

Field	Description
15–0 RAW_DATA	Raw Data Bits

### 34.2.12 GPIO Drive Strength Control Register (GPIOx\_DRIVE)

This register can be used to explicitly set the drive strength of each output driver. If write protection (via the SIM PROT register) is implemented on an individual device, then this register value cannot be changed after the write protect signal is asserted.

Address: Base address + Bh offset



\* Notes:

- The GPIOD\_DRIVE register resets to 000Ah. The other GPIOx\_DRIVE registers reset to 0000h.

### GPIOx\_DRIVE field descriptions

Field	Description
15–0 DRIVE	Drive Strength Selector Bits 0 Low drive strength 1 High drive strength

### 34.2.13 GPIO Pull Resistor Type Select (GPIOx\_PUS)

This register can be used to explicitly set the pull resistor type for each GPIO.

Address: Base address + Ch offset

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	PUS															
Write																
Reset	1*	1*	1*	1*	1*	1*	1*	1*	1*	1*	1*	1*	1*	1*	1*	1*

\* Notes:

- The reset value of the register for each port is as follows:
  - GPIOA\_PUS: 00FFh
  - GPIOB\_PUS: 00FFh
  - GPIOC\_PUS: FFFFh
  - GPIOD\_PUS: 001Bh
  - GPIOE\_PUS: 00FFh
  - GPIOF\_PUS: 01FFh

### GPIOx\_PUS field descriptions

Field	Description
15–0 PUS	Pull Resistor Type Select Bits  Note that the pull resistor type is ignored in open-drain mode (PPMODE==0) and, if the pull resistor is enabled, a pullup resistor is used.  0 Pulldown resistor 1 Pullup resistor

### 34.2.14 Slew Rate Control Register (GPIOx\_SRE)

This register determines if output slew rate control is enabled for the associated GPIO port pin.

Address: Base address + Dh offset

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	SRE															
Write																
Reset	1*	1*	1*	1*	1*	1*	1*	1*	1*	1*	1*	1*	1*	1*	1*	1*

\* Notes:

- The reset value of the register for each port is as follows:
  - GPIOA\_PUS: 00FFh
  - GPIOB\_PUS: 00FFh
  - GPIOC\_PUS: FFFFh
  - GPIOD\_PUS: 0015h
  - GPIOE\_PUS: 00FFh
  - GPIOF\_PUS: 01FFh

#### GPIOx\_SRE field descriptions

Field	Description
15–0 SRE	Slew Rate Enable 0 Slew rate is enabled (the turn-on time of the output transistor is faster) 1 Slew rate is disabled (the turn-on time of the output transistor is slower)

## 34.3 Functional Description

The following block diagram illustrates the logic associated with just one of the bits in each GPIO port. Each GPIO pin can be configured as:

- An input, with or without pull resistor functions
- An edge interrupt
- An output with push-pull or open-drain mode

The GPIO's pull resistor is enabled by writing to the PUR register. The resistor type is selected in the PUS register. When the pin is configured for a peripheral function, the pull resistors are controlled by the PUR register and the direction is specified by the peripheral used. If the pin is set to be an output, the pull resistor is disabled. In open-drain mode, the PUS register is ignored, and only the pullup resistor type is available.

A pin may have several peripheral functions, one of which may be an analog function. To access its analog function, the pin must be in peripheral mode with an analog input enabled. Selecting between an analog peripheral or a digital peripheral is controlled by the GPIO Peripheral Select (GPSn) registers in the System Integration Module (SIM). When the GPIO is in peripheral mode and its analog peripheral function is selected, the digital output buffer and pull resistor are disabled. The digital input buffer is also disconnected from the pin so that the digital input does not respond to analog voltages on the pin.




Figure 34-99. Bit View of the GPIO Logic with a Multiplex of Analog Input

## 34.4 Interrupts

The GPIO module has two types of interrupts:

### 1. Software interrupt

Write ones to the interrupt assert register to generate the software interrupt. The interrupt pending register records the value of the interrupt assert register. Clear the the interrupt pending register by writing zeroes to the the interrupt assert register.

**NOTE**

When a software interrupt is asserted, the interrupt polarity register, interrupt edge sensitive register, and the interrupt enable register must be zero to guarantee that the interrupt registered in the interrupt pending register is due only to the interrupt assert register.

**2. Hardware interrupt from the pin**

When a GPIO pin is used as an external interrupt source, its IEN bit in the interrupt enable register is set to 1 and the interrupt assert register must be set to 0. The interrupt polarity register must be set to 1 for a falling edge interrupt and to 0 for a rising edge interrupt. When the signal at the pin transitions from high to low or low to high, the value is seen at the interrupt edge sensitive register and recorded by the interrupt pending register.

The interrupt signals in each port are ORed together, presenting only a single interrupt per port to the interrupt controller. The interrupt service routine must then check the contents of the interrupt pending register to determine which pin(s) caused the interrupt. External interrupt sources do not need to remain asserted because the detection mechanism is edge sensitive.

## 34.5 Clocks and Resets

The GPIO module runs at standard system bus speeds and assumes reset states as defined in the device data sheet. Reset occurs whenever any source of system reset occurs (POR, external reset, COP reset, and so on).

# Appendix A

## Release Notes

### A.1 About This Document chapter changes

- No substantial content changes

### A.2 Introduction chapter changes

- 32QFN part numbers' name changed to VFM
- "Product Family" table modified to keep only MC56F827xx part numbers.

### A.3 Chip Configuration chapter changes

- Added a new topic "EWM\_IN signal" to show availability of EWM\_IN via the XBARA module's output XBAR\_OUT40.
- Added new section: "I2C module address matching to wake the device from stop mode"
- In "MSCAN glitch filter" topic added note 'MSCAN glitch filter functionality is not supported in VLPx mode'
- In "Interrupt Vector Table" corrected QSPI1's interrupt name to QSPI1\_RC V for vector # 58

### A.4 Memory map chapter changes

- No substantial content changes

### A.5 Clock distribution chapter changes

- No substantial content changes
- Added a new topic, "Enabling Nanoedge placement in PWM"

## A.6 Reset and Boot chapter changes

- No substantial content changes

## A.7 Power management chapter changes

- No substantial content changes

## A.8 Signal Multiplexing chapter changes

- No substantial content changes

## A.9 Memory Resource Protection chapter changes

- No substantial content changes

## A.10 MCM changes

- No substantial content changes

## A.11 SIM changes

- Changed SIM\_MSHID register's reset value to 1980, previously it was 0980.
- Updated SIM\_GPSCH[C15]'s bit field description: corrected peripheral details for 10 bit-map.

## A.12 INTC changes

- No substantial content changes



## A.13 DMA Controller changes

- No substantial content changes

## A.14 PMC changes

- No substantial content changes

## A.15 XBARA changes

- No substantial content changes

## A.16 AOI changes

- No substantial content changes

## A.17 OCCS changes

- Removed OCCS block diagram.
- Updated OCCS\_DIVBY[6] bit field description.
- In "PLL Recommended Range of Operation" corrected the PLL operation frequency range

## A.18 FMC changes

- No substantial content changes

## A.19 FTFM changes

- No substantial content changes

## A.20 COP changes

- No substantial content changes

## A.21 EWM changes

- No substantial content changes

## A.22 CRC changes

- No substantial content changes

## A.23 ADC changes

- In Functional Description topic, added a new sub-topic "Enabling Additional Sample Slots for On-Chip Signals"
- In RSLTn register, in SEXT field description, changed "If positive results are required, then the respective offset register must be set to a value of zero" to "If unsigned results are required, then the respective offset register must be set to a value of zero".
- Figure "Equivalent Analog Input Circuit" replaced with a more elaborate one
- Changed 'ANA15-ANA8' to 'ANB7-ANB0' in ADC\_GC2 register fields' description.

## A.24 CMP changes

- No substantial content changes

## A.25 DAC changes

- No substantial content changes

## A.26 PWMA changes

- In section "Fractional Delay Logic" removed subsection "Fractional Delay Logic without Micro-Edge Placement Block"
- In PWMA memory map, updated reset values for Fault Status Register (PWMA\_FSTS0) to "000h", and Fault Status Register (PWMA\_FSTS1) to "000h". For both registers, the reset value was previously "0F0Fh".
- In register section, changed PWMA\_SMnCTRL[15] and [14] bits to write-only read-zero.
- In PWMA chapter, section "PWM Generation", changed "The 16-bit comparators shown in the "PWM Generation Hardware" figure are "equal to or greater than," not just "equal to," comparators." to "The 16-bit comparators shown in the "PWM Generation Hardware" figure are "equal to" comparators."

## A.27 TMR changes

- In Timer Channel Status and Control Register (TMRx\_nSCTRL), changed the reset value for INPUT bit to 0.

## A.28 PIT changes

- No substantial content changes

## A.29 MSCAN changes

- No substantial content changes

## A.30 QSCI changes

- No substantial content changes

## A.31 QSPI changes

- No substantial content changes

## A.32 I2C changes

- No substantial content changes

## A.33 GPIO changes

- No substantial content changes



**How to Reach Us:**

**Home Page:**

[freescale.com](http://freescale.com)

**Web Support:**

[freescale.com/support](http://freescale.com/support)

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [freescale.com/SalesTermsandConditions](http://freescale.com/SalesTermsandConditions).

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners.

© 2013 Freescale Semiconductor, Inc.